stm32h7xx_it.c 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32h7xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * Copyright (c) 2024 STMicroelectronics.
  10. * All rights reserved.
  11. *
  12. * This software is licensed under terms that can be found in the LICENSE file
  13. * in the root directory of this software component.
  14. * If no LICENSE file comes with this software, it is provided AS-IS.
  15. *
  16. ******************************************************************************
  17. */
  18. /* USER CODE END Header */
  19. /* Includes ------------------------------------------------------------------*/
  20. #include "main.h"
  21. #include "stm32h7xx_it.h"
  22. /* Private includes ----------------------------------------------------------*/
  23. /* USER CODE BEGIN Includes */
  24. /* USER CODE END Includes */
  25. /* Private typedef -----------------------------------------------------------*/
  26. /* USER CODE BEGIN TD */
  27. /* USER CODE END TD */
  28. /* Private define ------------------------------------------------------------*/
  29. /* USER CODE BEGIN PD */
  30. /* USER CODE END PD */
  31. /* Private macro -------------------------------------------------------------*/
  32. /* USER CODE BEGIN PM */
  33. /* USER CODE END PM */
  34. /* Private variables ---------------------------------------------------------*/
  35. /* USER CODE BEGIN PV */
  36. /* USER CODE END PV */
  37. /* Private function prototypes -----------------------------------------------*/
  38. /* USER CODE BEGIN PFP */
  39. /* USER CODE END PFP */
  40. /* Private user code ---------------------------------------------------------*/
  41. /* USER CODE BEGIN 0 */
  42. /* USER CODE END 0 */
  43. /* External variables --------------------------------------------------------*/
  44. extern DMA_HandleTypeDef hdma_uart8_rx;
  45. extern DMA_HandleTypeDef hdma_uart8_tx;
  46. extern UART_HandleTypeDef huart8;
  47. extern UART_HandleTypeDef huart1;
  48. extern TIM_HandleTypeDef htim6;
  49. /* USER CODE BEGIN EV */
  50. /* USER CODE END EV */
  51. /******************************************************************************/
  52. /* Cortex Processor Interruption and Exception Handlers */
  53. /******************************************************************************/
  54. /**
  55. * @brief This function handles Non maskable interrupt.
  56. */
  57. void NMI_Handler(void)
  58. {
  59. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  60. /* USER CODE END NonMaskableInt_IRQn 0 */
  61. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  62. while (1)
  63. {
  64. }
  65. /* USER CODE END NonMaskableInt_IRQn 1 */
  66. }
  67. /**
  68. * @brief This function handles Hard fault interrupt.
  69. */
  70. void HardFault_Handler(void)
  71. {
  72. /* USER CODE BEGIN HardFault_IRQn 0 */
  73. /* USER CODE END HardFault_IRQn 0 */
  74. while (1)
  75. {
  76. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  77. /* USER CODE END W1_HardFault_IRQn 0 */
  78. }
  79. }
  80. /**
  81. * @brief This function handles Memory management fault.
  82. */
  83. void MemManage_Handler(void)
  84. {
  85. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  86. /* USER CODE END MemoryManagement_IRQn 0 */
  87. while (1)
  88. {
  89. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  90. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  91. }
  92. }
  93. /**
  94. * @brief This function handles Pre-fetch fault, memory access fault.
  95. */
  96. void BusFault_Handler(void)
  97. {
  98. /* USER CODE BEGIN BusFault_IRQn 0 */
  99. /* USER CODE END BusFault_IRQn 0 */
  100. while (1)
  101. {
  102. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  103. /* USER CODE END W1_BusFault_IRQn 0 */
  104. }
  105. }
  106. /**
  107. * @brief This function handles Undefined instruction or illegal state.
  108. */
  109. void UsageFault_Handler(void)
  110. {
  111. /* USER CODE BEGIN UsageFault_IRQn 0 */
  112. /* USER CODE END UsageFault_IRQn 0 */
  113. while (1)
  114. {
  115. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  116. /* USER CODE END W1_UsageFault_IRQn 0 */
  117. }
  118. }
  119. /**
  120. * @brief This function handles Debug monitor.
  121. */
  122. void DebugMon_Handler(void)
  123. {
  124. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  125. /* USER CODE END DebugMonitor_IRQn 0 */
  126. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  127. /* USER CODE END DebugMonitor_IRQn 1 */
  128. }
  129. /******************************************************************************/
  130. /* STM32H7xx Peripheral Interrupt Handlers */
  131. /* Add here the Interrupt Handlers for the used peripherals. */
  132. /* For the available peripheral interrupt handler names, */
  133. /* please refer to the startup file (startup_stm32h7xx.s). */
  134. /******************************************************************************/
  135. /**
  136. * @brief This function handles RCC global interrupt.
  137. */
  138. void RCC_IRQHandler(void)
  139. {
  140. /* USER CODE BEGIN RCC_IRQn 0 */
  141. /* USER CODE END RCC_IRQn 0 */
  142. /* USER CODE BEGIN RCC_IRQn 1 */
  143. /* USER CODE END RCC_IRQn 1 */
  144. }
  145. /**
  146. * @brief This function handles USART1 global interrupt.
  147. */
  148. void USART1_IRQHandler(void)
  149. {
  150. /* USER CODE BEGIN USART1_IRQn 0 */
  151. /* USER CODE END USART1_IRQn 0 */
  152. HAL_UART_IRQHandler(&huart1);
  153. /* USER CODE BEGIN USART1_IRQn 1 */
  154. /* USER CODE END USART1_IRQn 1 */
  155. }
  156. /**
  157. * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  158. */
  159. void TIM6_DAC_IRQHandler(void)
  160. {
  161. /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
  162. /* USER CODE END TIM6_DAC_IRQn 0 */
  163. HAL_TIM_IRQHandler(&htim6);
  164. /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  165. /* USER CODE END TIM6_DAC_IRQn 1 */
  166. }
  167. /**
  168. * @brief This function handles DMA2 stream6 global interrupt.
  169. */
  170. void DMA2_Stream6_IRQHandler(void)
  171. {
  172. /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
  173. /* USER CODE END DMA2_Stream6_IRQn 0 */
  174. HAL_DMA_IRQHandler(&hdma_uart8_tx);
  175. /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */
  176. /* USER CODE END DMA2_Stream6_IRQn 1 */
  177. }
  178. /**
  179. * @brief This function handles DMA2 stream7 global interrupt.
  180. */
  181. void DMA2_Stream7_IRQHandler(void)
  182. {
  183. /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */
  184. /* USER CODE END DMA2_Stream7_IRQn 0 */
  185. HAL_DMA_IRQHandler(&hdma_uart8_rx);
  186. /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */
  187. /* USER CODE END DMA2_Stream7_IRQn 1 */
  188. }
  189. /**
  190. * @brief This function handles UART8 global interrupt.
  191. */
  192. void UART8_IRQHandler(void)
  193. {
  194. /* USER CODE BEGIN UART8_IRQn 0 */
  195. /* USER CODE END UART8_IRQn 0 */
  196. HAL_UART_IRQHandler(&huart8);
  197. /* USER CODE BEGIN UART8_IRQn 1 */
  198. /* USER CODE END UART8_IRQn 1 */
  199. }
  200. /* USER CODE BEGIN 1 */
  201. /* USER CODE END 1 */