| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701107021070310704107051070610707107081070910710107111071210713107141071510716107171071810719107201072110722107231072410725107261072710728107291073010731107321073310734107351073610737107381073910740107411074210743107441074510746107471074810749107501075110752107531075410755107561075710758107591076010761107621076310764107651076610767107681076910770107711077210773107741077510776107771077810779107801078110782107831078410785107861078710788107891079010791107921079310794107951079610797107981079910800108011080210803108041080510806108071080810809108101081110812108131081410815108161081710818108191082010821108221082310824108251082610827108281082910830108311083210833108341083510836108371083810839108401084110842108431084410845108461084710848108491085010851108521085310854108551085610857108581085910860108611086210863108641086510866108671086810869108701087110872108731087410875108761087710878108791088010881108821088310884108851088610887108881088910890108911089210893108941089510896108971089810899109001090110902109031090410905109061090710908109091091010911109121091310914109151091610917109181091910920109211092210923109241092510926109271092810929109301093110932109331093410935109361093710938109391094010941109421094310944109451094610947109481094910950109511095210953109541095510956109571095810959109601096110962109631096410965109661096710968109691097010971109721097310974109751097610977109781097910980109811098210983109841098510986109871098810989109901099110992109931099410995109961099710998109991100011001110021100311004110051100611007110081100911010110111101211013110141101511016110171101811019110201102111022110231102411025110261102711028110291103011031110321103311034110351103611037110381103911040110411104211043110441104511046110471104811049110501105111052110531105411055110561105711058110591106011061110621106311064110651106611067110681106911070110711107211073110741107511076110771107811079110801108111082110831108411085110861108711088110891109011091110921109311094110951109611097110981109911100111011110211103111041110511106111071110811109111101111111112111131111411115111161111711118111191112011121111221112311124111251112611127111281112911130111311113211133111341113511136111371113811139111401114111142111431114411145111461114711148111491115011151111521115311154111551115611157111581115911160111611116211163111641116511166111671116811169111701117111172111731117411175111761117711178111791118011181111821118311184111851118611187111881118911190111911119211193111941119511196111971119811199112001120111202112031120411205112061120711208112091121011211112121121311214112151121611217112181121911220112211122211223112241122511226112271122811229112301123111232112331123411235112361123711238112391124011241112421124311244112451124611247112481124911250112511125211253112541125511256112571125811259112601126111262112631126411265112661126711268112691127011271112721127311274112751127611277112781127911280112811128211283112841128511286112871128811289112901129111292112931129411295112961129711298112991130011301113021130311304113051130611307113081130911310113111131211313113141131511316113171131811319113201132111322113231132411325113261132711328113291133011331113321133311334113351133611337113381133911340113411134211343113441134511346113471134811349113501135111352113531135411355113561135711358113591136011361113621136311364113651136611367113681136911370113711137211373113741137511376113771137811379113801138111382113831138411385113861138711388113891139011391113921139311394113951139611397113981139911400114011140211403114041140511406114071140811409114101141111412114131141411415114161141711418114191142011421114221142311424114251142611427114281142911430114311143211433114341143511436114371143811439114401144111442114431144411445114461144711448114491145011451114521145311454114551145611457114581145911460114611146211463114641146511466114671146811469114701147111472114731147411475114761147711478114791148011481114821148311484114851148611487114881148911490114911149211493114941149511496114971149811499115001150111502115031150411505115061150711508115091151011511115121151311514115151151611517115181151911520115211152211523115241152511526115271152811529115301153111532115331153411535115361153711538115391154011541115421154311544115451154611547115481154911550115511155211553115541155511556115571155811559115601156111562115631156411565115661156711568115691157011571115721157311574115751157611577115781157911580115811158211583115841158511586115871158811589115901159111592115931159411595115961159711598115991160011601116021160311604116051160611607116081160911610116111161211613116141161511616116171161811619116201162111622116231162411625116261162711628116291163011631116321163311634116351163611637116381163911640116411164211643116441164511646116471164811649116501165111652116531165411655116561165711658116591166011661116621166311664116651166611667116681166911670116711167211673116741167511676116771167811679116801168111682116831168411685116861168711688116891169011691116921169311694116951169611697116981169911700117011170211703117041170511706117071170811709117101171111712117131171411715117161171711718117191172011721117221172311724117251172611727117281172911730117311173211733117341173511736117371173811739117401174111742117431174411745117461174711748117491175011751117521175311754117551175611757117581175911760117611176211763117641176511766117671176811769117701177111772117731177411775117761177711778117791178011781117821178311784117851178611787117881178911790117911179211793117941179511796117971179811799118001180111802118031180411805118061180711808118091181011811118121181311814118151181611817118181181911820118211182211823118241182511826118271182811829118301183111832118331183411835118361183711838118391184011841118421184311844118451184611847118481184911850118511185211853118541185511856118571185811859118601186111862118631186411865118661186711868118691187011871118721187311874118751187611877118781187911880118811188211883118841188511886118871188811889118901189111892118931189411895118961189711898118991190011901119021190311904119051190611907119081190911910119111191211913119141191511916119171191811919119201192111922119231192411925119261192711928119291193011931119321193311934119351193611937119381193911940119411194211943119441194511946119471194811949119501195111952119531195411955119561195711958119591196011961119621196311964119651196611967119681196911970119711197211973119741197511976119771197811979119801198111982119831198411985119861198711988119891199011991119921199311994119951199611997119981199912000120011200212003120041200512006120071200812009120101201112012120131201412015120161201712018120191202012021120221202312024120251202612027120281202912030120311203212033120341203512036120371203812039120401204112042120431204412045120461204712048120491205012051120521205312054120551205612057120581205912060120611206212063120641206512066120671206812069120701207112072120731207412075120761207712078120791208012081120821208312084120851208612087120881208912090120911209212093120941209512096120971209812099121001210112102121031210412105121061210712108121091211012111121121211312114121151211612117121181211912120121211212212123121241212512126121271212812129121301213112132121331213412135121361213712138121391214012141121421214312144121451214612147121481214912150121511215212153121541215512156121571215812159121601216112162121631216412165121661216712168121691217012171121721217312174121751217612177121781217912180121811218212183121841218512186121871218812189121901219112192121931219412195121961219712198121991220012201122021220312204122051220612207122081220912210122111221212213122141221512216122171221812219122201222112222122231222412225122261222712228122291223012231122321223312234122351223612237122381223912240122411224212243122441224512246122471224812249122501225112252122531225412255122561225712258122591226012261122621226312264122651226612267122681226912270122711227212273122741227512276122771227812279122801228112282122831228412285122861228712288122891229012291122921229312294122951229612297122981229912300123011230212303123041230512306123071230812309123101231112312123131231412315123161231712318123191232012321123221232312324123251232612327123281232912330123311233212333123341233512336123371233812339123401234112342123431234412345123461234712348123491235012351123521235312354123551235612357123581235912360123611236212363123641236512366123671236812369123701237112372123731237412375123761237712378123791238012381123821238312384123851238612387123881238912390123911239212393123941239512396123971239812399124001240112402124031240412405124061240712408124091241012411124121241312414124151241612417124181241912420124211242212423124241242512426124271242812429124301243112432124331243412435124361243712438124391244012441124421244312444124451244612447124481244912450124511245212453124541245512456124571245812459124601246112462124631246412465124661246712468124691247012471124721247312474124751247612477124781247912480124811248212483124841248512486124871248812489124901249112492124931249412495124961249712498124991250012501125021250312504125051250612507125081250912510125111251212513125141251512516125171251812519125201252112522125231252412525125261252712528125291253012531125321253312534125351253612537125381253912540125411254212543125441254512546125471254812549125501255112552125531255412555125561255712558125591256012561125621256312564125651256612567125681256912570125711257212573125741257512576125771257812579125801258112582125831258412585125861258712588125891259012591125921259312594125951259612597125981259912600126011260212603126041260512606126071260812609126101261112612126131261412615126161261712618126191262012621126221262312624126251262612627126281262912630126311263212633126341263512636126371263812639126401264112642126431264412645126461264712648126491265012651126521265312654126551265612657126581265912660126611266212663126641266512666126671266812669126701267112672126731267412675126761267712678126791268012681126821268312684126851268612687126881268912690126911269212693126941269512696126971269812699127001270112702127031270412705127061270712708127091271012711127121271312714127151271612717127181271912720127211272212723127241272512726127271272812729127301273112732127331273412735127361273712738127391274012741127421274312744127451274612747127481274912750127511275212753127541275512756127571275812759127601276112762127631276412765127661276712768127691277012771127721277312774127751277612777127781277912780127811278212783127841278512786127871278812789127901279112792127931279412795127961279712798127991280012801128021280312804128051280612807128081280912810128111281212813128141281512816128171281812819128201282112822128231282412825128261282712828128291283012831128321283312834128351283612837128381283912840128411284212843128441284512846128471284812849128501285112852128531285412855128561285712858128591286012861128621286312864128651286612867128681286912870128711287212873128741287512876128771287812879128801288112882128831288412885128861288712888128891289012891128921289312894128951289612897128981289912900129011290212903129041290512906129071290812909129101291112912129131291412915129161291712918129191292012921129221292312924129251292612927129281292912930129311293212933129341293512936129371293812939129401294112942129431294412945129461294712948129491295012951129521295312954129551295612957129581295912960129611296212963129641296512966129671296812969129701297112972129731297412975129761297712978129791298012981129821298312984129851298612987129881298912990129911299212993129941299512996129971299812999130001300113002130031300413005130061300713008130091301013011130121301313014130151301613017130181301913020130211302213023130241302513026130271302813029130301303113032130331303413035130361303713038130391304013041130421304313044130451304613047130481304913050130511305213053130541305513056130571305813059130601306113062130631306413065130661306713068130691307013071130721307313074130751307613077130781307913080130811308213083130841308513086130871308813089130901309113092130931309413095130961309713098130991310013101131021310313104131051310613107131081310913110131111311213113131141311513116131171311813119131201312113122131231312413125131261312713128131291313013131131321313313134131351313613137131381313913140131411314213143131441314513146131471314813149131501315113152131531315413155131561315713158131591316013161131621316313164131651316613167131681316913170131711317213173131741317513176131771317813179131801318113182131831318413185131861318713188131891319013191131921319313194131951319613197131981319913200132011320213203132041320513206132071320813209132101321113212132131321413215132161321713218132191322013221132221322313224132251322613227132281322913230132311323213233132341323513236132371323813239132401324113242132431324413245132461324713248132491325013251132521325313254132551325613257132581325913260132611326213263132641326513266132671326813269132701327113272132731327413275132761327713278132791328013281132821328313284132851328613287132881328913290132911329213293132941329513296132971329813299133001330113302133031330413305133061330713308133091331013311133121331313314133151331613317133181331913320133211332213323133241332513326133271332813329133301333113332133331333413335133361333713338133391334013341133421334313344133451334613347133481334913350133511335213353133541335513356133571335813359133601336113362133631336413365133661336713368133691337013371133721337313374133751337613377133781337913380133811338213383133841338513386133871338813389133901339113392133931339413395133961339713398133991340013401134021340313404134051340613407134081340913410134111341213413134141341513416134171341813419134201342113422134231342413425134261342713428134291343013431134321343313434134351343613437134381343913440134411344213443134441344513446134471344813449134501345113452134531345413455134561345713458134591346013461134621346313464134651346613467134681346913470134711347213473134741347513476134771347813479134801348113482134831348413485134861348713488134891349013491134921349313494134951349613497134981349913500135011350213503135041350513506135071350813509135101351113512135131351413515135161351713518135191352013521135221352313524135251352613527135281352913530135311353213533135341353513536135371353813539135401354113542135431354413545135461354713548135491355013551135521355313554135551355613557135581355913560135611356213563135641356513566135671356813569135701357113572135731357413575135761357713578135791358013581135821358313584135851358613587135881358913590135911359213593135941359513596135971359813599136001360113602136031360413605136061360713608136091361013611136121361313614136151361613617136181361913620136211362213623136241362513626136271362813629136301363113632136331363413635136361363713638136391364013641136421364313644136451364613647136481364913650136511365213653136541365513656136571365813659136601366113662136631366413665136661366713668136691367013671136721367313674136751367613677136781367913680136811368213683136841368513686136871368813689136901369113692136931369413695136961369713698136991370013701137021370313704137051370613707137081370913710137111371213713137141371513716137171371813719137201372113722137231372413725137261372713728137291373013731137321373313734137351373613737137381373913740137411374213743137441374513746137471374813749137501375113752137531375413755137561375713758137591376013761137621376313764137651376613767137681376913770137711377213773137741377513776137771377813779137801378113782137831378413785137861378713788137891379013791137921379313794137951379613797137981379913800138011380213803138041380513806138071380813809138101381113812138131381413815138161381713818138191382013821138221382313824138251382613827138281382913830138311383213833138341383513836138371383813839138401384113842138431384413845138461384713848138491385013851138521385313854138551385613857138581385913860138611386213863138641386513866138671386813869138701387113872138731387413875138761387713878138791388013881138821388313884138851388613887138881388913890138911389213893138941389513896138971389813899139001390113902139031390413905139061390713908139091391013911139121391313914139151391613917139181391913920139211392213923139241392513926139271392813929139301393113932139331393413935139361393713938139391394013941139421394313944139451394613947139481394913950139511395213953139541395513956139571395813959139601396113962139631396413965139661396713968139691397013971139721397313974139751397613977139781397913980139811398213983139841398513986139871398813989139901399113992139931399413995139961399713998139991400014001140021400314004140051400614007140081400914010140111401214013140141401514016140171401814019140201402114022140231402414025140261402714028140291403014031140321403314034140351403614037140381403914040140411404214043140441404514046140471404814049140501405114052140531405414055140561405714058140591406014061140621406314064140651406614067140681406914070140711407214073140741407514076140771407814079140801408114082140831408414085140861408714088140891409014091140921409314094140951409614097140981409914100141011410214103141041410514106141071410814109141101411114112141131411414115141161411714118141191412014121141221412314124141251412614127141281412914130141311413214133141341413514136141371413814139141401414114142141431414414145141461414714148141491415014151141521415314154141551415614157141581415914160141611416214163141641416514166141671416814169141701417114172141731417414175141761417714178141791418014181141821418314184141851418614187141881418914190141911419214193141941419514196141971419814199142001420114202142031420414205142061420714208142091421014211142121421314214142151421614217142181421914220142211422214223142241422514226142271422814229142301423114232142331423414235142361423714238142391424014241142421424314244142451424614247142481424914250142511425214253142541425514256142571425814259142601426114262142631426414265142661426714268142691427014271142721427314274142751427614277142781427914280142811428214283142841428514286142871428814289142901429114292142931429414295142961429714298142991430014301143021430314304143051430614307143081430914310143111431214313143141431514316143171431814319143201432114322143231432414325143261432714328143291433014331143321433314334143351433614337143381433914340143411434214343143441434514346143471434814349143501435114352143531435414355143561435714358143591436014361143621436314364143651436614367143681436914370143711437214373143741437514376143771437814379143801438114382143831438414385143861438714388143891439014391143921439314394143951439614397143981439914400144011440214403144041440514406144071440814409144101441114412144131441414415144161441714418144191442014421144221442314424144251442614427144281442914430144311443214433144341443514436144371443814439144401444114442144431444414445144461444714448144491445014451144521445314454144551445614457144581445914460144611446214463144641446514466144671446814469144701447114472144731447414475144761447714478144791448014481144821448314484144851448614487144881448914490144911449214493144941449514496144971449814499145001450114502145031450414505145061450714508145091451014511145121451314514145151451614517145181451914520145211452214523145241452514526145271452814529145301453114532145331453414535145361453714538145391454014541145421454314544145451454614547145481454914550145511455214553145541455514556145571455814559145601456114562145631456414565145661456714568145691457014571145721457314574145751457614577145781457914580145811458214583145841458514586145871458814589145901459114592145931459414595145961459714598145991460014601146021460314604146051460614607146081460914610146111461214613146141461514616146171461814619146201462114622146231462414625146261462714628146291463014631146321463314634146351463614637146381463914640146411464214643146441464514646146471464814649146501465114652146531465414655146561465714658146591466014661146621466314664146651466614667146681466914670146711467214673146741467514676146771467814679146801468114682146831468414685146861468714688146891469014691146921469314694146951469614697146981469914700147011470214703147041470514706147071470814709147101471114712147131471414715147161471714718147191472014721147221472314724147251472614727147281472914730147311473214733147341473514736147371473814739147401474114742147431474414745147461474714748147491475014751147521475314754147551475614757147581475914760147611476214763147641476514766147671476814769147701477114772147731477414775147761477714778147791478014781147821478314784147851478614787147881478914790147911479214793147941479514796147971479814799148001480114802148031480414805148061480714808148091481014811148121481314814148151481614817148181481914820148211482214823148241482514826148271482814829148301483114832148331483414835148361483714838148391484014841148421484314844148451484614847148481484914850148511485214853148541485514856148571485814859148601486114862148631486414865148661486714868148691487014871148721487314874148751487614877148781487914880148811488214883148841488514886148871488814889148901489114892148931489414895148961489714898148991490014901149021490314904149051490614907149081490914910149111491214913149141491514916149171491814919149201492114922149231492414925149261492714928149291493014931149321493314934149351493614937149381493914940149411494214943149441494514946149471494814949149501495114952149531495414955149561495714958149591496014961149621496314964149651496614967149681496914970149711497214973149741497514976149771497814979149801498114982149831498414985149861498714988149891499014991149921499314994149951499614997149981499915000150011500215003150041500515006150071500815009150101501115012150131501415015150161501715018150191502015021150221502315024150251502615027150281502915030150311503215033150341503515036150371503815039150401504115042150431504415045150461504715048150491505015051150521505315054150551505615057150581505915060150611506215063150641506515066150671506815069150701507115072150731507415075150761507715078150791508015081150821508315084150851508615087150881508915090150911509215093150941509515096150971509815099151001510115102151031510415105151061510715108151091511015111151121511315114151151511615117151181511915120151211512215123151241512515126151271512815129151301513115132151331513415135151361513715138151391514015141151421514315144151451514615147151481514915150151511515215153151541515515156151571515815159151601516115162151631516415165151661516715168151691517015171151721517315174151751517615177151781517915180151811518215183151841518515186151871518815189151901519115192151931519415195151961519715198151991520015201152021520315204152051520615207152081520915210152111521215213152141521515216152171521815219152201522115222152231522415225152261522715228152291523015231152321523315234152351523615237152381523915240152411524215243152441524515246152471524815249152501525115252152531525415255152561525715258152591526015261152621526315264152651526615267152681526915270152711527215273152741527515276152771527815279152801528115282152831528415285152861528715288152891529015291152921529315294152951529615297152981529915300153011530215303153041530515306153071530815309153101531115312153131531415315153161531715318153191532015321153221532315324153251532615327153281532915330153311533215333153341533515336153371533815339153401534115342153431534415345153461534715348153491535015351153521535315354153551535615357153581535915360153611536215363153641536515366153671536815369153701537115372153731537415375153761537715378153791538015381153821538315384153851538615387153881538915390153911539215393153941539515396153971539815399154001540115402154031540415405154061540715408154091541015411154121541315414154151541615417154181541915420154211542215423154241542515426154271542815429154301543115432154331543415435154361543715438154391544015441154421544315444154451544615447154481544915450154511545215453154541545515456154571545815459154601546115462154631546415465154661546715468154691547015471154721547315474154751547615477154781547915480154811548215483154841548515486154871548815489154901549115492154931549415495154961549715498154991550015501155021550315504155051550615507155081550915510155111551215513155141551515516155171551815519155201552115522155231552415525155261552715528155291553015531155321553315534155351553615537155381553915540155411554215543155441554515546155471554815549155501555115552155531555415555155561555715558155591556015561155621556315564155651556615567155681556915570155711557215573155741557515576155771557815579155801558115582155831558415585155861558715588155891559015591155921559315594155951559615597155981559915600156011560215603156041560515606156071560815609156101561115612156131561415615156161561715618156191562015621156221562315624156251562615627156281562915630156311563215633156341563515636156371563815639156401564115642156431564415645156461564715648156491565015651156521565315654156551565615657156581565915660156611566215663156641566515666156671566815669156701567115672156731567415675156761567715678156791568015681156821568315684156851568615687156881568915690156911569215693156941569515696156971569815699157001570115702157031570415705157061570715708157091571015711157121571315714157151571615717157181571915720157211572215723157241572515726157271572815729157301573115732157331573415735157361573715738157391574015741157421574315744157451574615747157481574915750157511575215753157541575515756157571575815759157601576115762157631576415765157661576715768157691577015771157721577315774157751577615777157781577915780157811578215783157841578515786157871578815789157901579115792157931579415795157961579715798157991580015801158021580315804158051580615807158081580915810158111581215813158141581515816158171581815819158201582115822158231582415825158261582715828158291583015831158321583315834158351583615837158381583915840158411584215843158441584515846158471584815849158501585115852158531585415855158561585715858158591586015861158621586315864158651586615867158681586915870158711587215873158741587515876158771587815879158801588115882158831588415885158861588715888158891589015891158921589315894158951589615897158981589915900159011590215903159041590515906159071590815909159101591115912159131591415915159161591715918159191592015921159221592315924159251592615927159281592915930159311593215933159341593515936159371593815939159401594115942159431594415945159461594715948159491595015951159521595315954159551595615957159581595915960159611596215963159641596515966159671596815969159701597115972159731597415975159761597715978159791598015981159821598315984159851598615987159881598915990159911599215993159941599515996159971599815999160001600116002160031600416005160061600716008160091601016011160121601316014160151601616017160181601916020160211602216023160241602516026160271602816029160301603116032160331603416035160361603716038160391604016041160421604316044160451604616047160481604916050160511605216053160541605516056160571605816059160601606116062160631606416065160661606716068160691607016071160721607316074160751607616077160781607916080160811608216083160841608516086160871608816089160901609116092160931609416095160961609716098160991610016101161021610316104161051610616107161081610916110161111611216113161141611516116161171611816119161201612116122161231612416125161261612716128161291613016131161321613316134161351613616137161381613916140161411614216143161441614516146161471614816149161501615116152161531615416155161561615716158161591616016161161621616316164161651616616167161681616916170161711617216173161741617516176161771617816179161801618116182161831618416185161861618716188161891619016191161921619316194161951619616197161981619916200162011620216203162041620516206162071620816209162101621116212162131621416215162161621716218162191622016221162221622316224162251622616227162281622916230162311623216233162341623516236162371623816239162401624116242162431624416245162461624716248162491625016251162521625316254162551625616257162581625916260162611626216263162641626516266162671626816269162701627116272162731627416275162761627716278162791628016281162821628316284162851628616287162881628916290162911629216293162941629516296162971629816299163001630116302163031630416305163061630716308163091631016311163121631316314163151631616317163181631916320163211632216323163241632516326163271632816329163301633116332163331633416335163361633716338163391634016341163421634316344163451634616347163481634916350163511635216353163541635516356163571635816359163601636116362163631636416365163661636716368163691637016371163721637316374163751637616377163781637916380163811638216383163841638516386163871638816389163901639116392163931639416395163961639716398163991640016401164021640316404164051640616407164081640916410164111641216413164141641516416164171641816419164201642116422164231642416425164261642716428164291643016431164321643316434164351643616437164381643916440164411644216443164441644516446164471644816449164501645116452164531645416455164561645716458164591646016461164621646316464164651646616467164681646916470164711647216473164741647516476164771647816479164801648116482164831648416485164861648716488164891649016491164921649316494164951649616497164981649916500165011650216503165041650516506165071650816509165101651116512165131651416515165161651716518165191652016521165221652316524165251652616527165281652916530165311653216533165341653516536165371653816539165401654116542165431654416545165461654716548165491655016551165521655316554165551655616557165581655916560165611656216563165641656516566165671656816569165701657116572165731657416575165761657716578165791658016581165821658316584165851658616587165881658916590165911659216593165941659516596165971659816599166001660116602166031660416605166061660716608166091661016611166121661316614166151661616617166181661916620166211662216623166241662516626166271662816629166301663116632166331663416635166361663716638166391664016641166421664316644166451664616647166481664916650166511665216653166541665516656166571665816659166601666116662166631666416665166661666716668166691667016671166721667316674166751667616677166781667916680166811668216683166841668516686166871668816689166901669116692166931669416695166961669716698166991670016701167021670316704167051670616707167081670916710167111671216713167141671516716167171671816719167201672116722167231672416725167261672716728167291673016731167321673316734167351673616737167381673916740167411674216743167441674516746167471674816749167501675116752167531675416755167561675716758167591676016761167621676316764167651676616767167681676916770167711677216773167741677516776167771677816779167801678116782167831678416785167861678716788167891679016791167921679316794167951679616797167981679916800168011680216803168041680516806168071680816809168101681116812168131681416815168161681716818168191682016821168221682316824168251682616827168281682916830168311683216833168341683516836168371683816839168401684116842168431684416845168461684716848168491685016851168521685316854168551685616857168581685916860168611686216863168641686516866168671686816869168701687116872168731687416875168761687716878168791688016881168821688316884168851688616887168881688916890168911689216893168941689516896168971689816899169001690116902169031690416905169061690716908169091691016911169121691316914169151691616917169181691916920169211692216923169241692516926169271692816929169301693116932169331693416935169361693716938169391694016941169421694316944169451694616947169481694916950169511695216953169541695516956169571695816959169601696116962169631696416965169661696716968169691697016971169721697316974169751697616977169781697916980169811698216983169841698516986169871698816989169901699116992169931699416995169961699716998169991700017001170021700317004170051700617007170081700917010170111701217013170141701517016170171701817019170201702117022170231702417025170261702717028170291703017031170321703317034170351703617037170381703917040170411704217043170441704517046170471704817049170501705117052170531705417055170561705717058170591706017061170621706317064170651706617067170681706917070170711707217073170741707517076170771707817079170801708117082170831708417085170861708717088170891709017091170921709317094170951709617097170981709917100171011710217103171041710517106171071710817109171101711117112171131711417115171161711717118171191712017121171221712317124171251712617127171281712917130171311713217133171341713517136171371713817139171401714117142171431714417145171461714717148171491715017151171521715317154171551715617157171581715917160171611716217163171641716517166171671716817169171701717117172171731717417175171761717717178171791718017181171821718317184171851718617187171881718917190171911719217193171941719517196171971719817199172001720117202172031720417205172061720717208172091721017211172121721317214172151721617217172181721917220172211722217223172241722517226172271722817229172301723117232172331723417235172361723717238172391724017241172421724317244172451724617247172481724917250172511725217253172541725517256172571725817259172601726117262172631726417265172661726717268172691727017271172721727317274172751727617277172781727917280172811728217283172841728517286172871728817289172901729117292172931729417295172961729717298172991730017301173021730317304173051730617307173081730917310173111731217313173141731517316173171731817319173201732117322173231732417325173261732717328173291733017331173321733317334173351733617337173381733917340173411734217343173441734517346173471734817349173501735117352173531735417355173561735717358173591736017361173621736317364173651736617367173681736917370173711737217373173741737517376173771737817379173801738117382173831738417385173861738717388173891739017391173921739317394173951739617397173981739917400174011740217403174041740517406174071740817409174101741117412174131741417415174161741717418174191742017421174221742317424174251742617427174281742917430174311743217433174341743517436174371743817439174401744117442174431744417445174461744717448174491745017451174521745317454174551745617457174581745917460174611746217463174641746517466174671746817469174701747117472174731747417475174761747717478174791748017481174821748317484174851748617487174881748917490174911749217493174941749517496174971749817499175001750117502175031750417505175061750717508175091751017511175121751317514175151751617517175181751917520175211752217523175241752517526175271752817529175301753117532175331753417535175361753717538175391754017541175421754317544175451754617547175481754917550175511755217553175541755517556175571755817559175601756117562175631756417565175661756717568175691757017571175721757317574175751757617577175781757917580175811758217583175841758517586175871758817589175901759117592175931759417595175961759717598175991760017601176021760317604176051760617607176081760917610176111761217613176141761517616176171761817619176201762117622176231762417625176261762717628176291763017631176321763317634176351763617637176381763917640176411764217643176441764517646176471764817649176501765117652176531765417655176561765717658176591766017661176621766317664176651766617667176681766917670176711767217673176741767517676176771767817679176801768117682176831768417685176861768717688176891769017691176921769317694176951769617697176981769917700177011770217703177041770517706177071770817709177101771117712177131771417715177161771717718177191772017721177221772317724177251772617727177281772917730177311773217733177341773517736177371773817739177401774117742177431774417745177461774717748177491775017751177521775317754177551775617757177581775917760177611776217763177641776517766177671776817769177701777117772177731777417775177761777717778177791778017781177821778317784177851778617787177881778917790177911779217793177941779517796177971779817799178001780117802178031780417805178061780717808178091781017811178121781317814178151781617817178181781917820178211782217823178241782517826178271782817829178301783117832178331783417835178361783717838178391784017841178421784317844178451784617847178481784917850178511785217853178541785517856178571785817859178601786117862178631786417865178661786717868178691787017871178721787317874178751787617877178781787917880178811788217883178841788517886178871788817889178901789117892178931789417895178961789717898178991790017901179021790317904179051790617907179081790917910179111791217913179141791517916179171791817919179201792117922179231792417925179261792717928179291793017931179321793317934179351793617937179381793917940179411794217943179441794517946179471794817949179501795117952179531795417955179561795717958179591796017961179621796317964179651796617967179681796917970179711797217973179741797517976179771797817979179801798117982179831798417985179861798717988179891799017991179921799317994179951799617997179981799918000180011800218003180041800518006180071800818009180101801118012180131801418015180161801718018180191802018021180221802318024180251802618027180281802918030180311803218033180341803518036180371803818039180401804118042180431804418045180461804718048180491805018051180521805318054180551805618057180581805918060180611806218063180641806518066180671806818069180701807118072180731807418075180761807718078180791808018081180821808318084180851808618087180881808918090180911809218093180941809518096180971809818099181001810118102181031810418105181061810718108181091811018111181121811318114181151811618117181181811918120181211812218123181241812518126181271812818129181301813118132181331813418135181361813718138181391814018141181421814318144181451814618147181481814918150181511815218153181541815518156181571815818159181601816118162181631816418165181661816718168181691817018171181721817318174181751817618177181781817918180181811818218183181841818518186181871818818189181901819118192181931819418195181961819718198181991820018201182021820318204182051820618207182081820918210182111821218213182141821518216182171821818219182201822118222182231822418225182261822718228182291823018231182321823318234182351823618237182381823918240182411824218243182441824518246182471824818249182501825118252182531825418255182561825718258182591826018261182621826318264182651826618267182681826918270182711827218273182741827518276182771827818279182801828118282182831828418285182861828718288182891829018291182921829318294182951829618297182981829918300183011830218303183041830518306183071830818309183101831118312183131831418315183161831718318183191832018321183221832318324183251832618327183281832918330183311833218333183341833518336183371833818339183401834118342183431834418345183461834718348183491835018351183521835318354183551835618357183581835918360183611836218363183641836518366183671836818369183701837118372183731837418375183761837718378183791838018381183821838318384183851838618387183881838918390183911839218393183941839518396183971839818399184001840118402184031840418405184061840718408184091841018411184121841318414184151841618417184181841918420184211842218423184241842518426184271842818429184301843118432184331843418435184361843718438184391844018441184421844318444184451844618447184481844918450184511845218453184541845518456184571845818459184601846118462184631846418465184661846718468184691847018471184721847318474184751847618477184781847918480184811848218483184841848518486184871848818489184901849118492184931849418495184961849718498184991850018501185021850318504185051850618507185081850918510185111851218513185141851518516185171851818519185201852118522185231852418525185261852718528185291853018531185321853318534185351853618537185381853918540185411854218543185441854518546185471854818549185501855118552185531855418555185561855718558185591856018561185621856318564185651856618567185681856918570185711857218573185741857518576185771857818579185801858118582185831858418585185861858718588185891859018591185921859318594185951859618597185981859918600186011860218603186041860518606186071860818609186101861118612186131861418615186161861718618186191862018621186221862318624186251862618627186281862918630186311863218633186341863518636186371863818639186401864118642186431864418645186461864718648186491865018651186521865318654186551865618657186581865918660186611866218663186641866518666186671866818669186701867118672186731867418675186761867718678186791868018681186821868318684186851868618687186881868918690186911869218693186941869518696186971869818699187001870118702187031870418705187061870718708187091871018711187121871318714187151871618717187181871918720187211872218723187241872518726187271872818729187301873118732187331873418735187361873718738187391874018741187421874318744187451874618747187481874918750187511875218753187541875518756187571875818759187601876118762187631876418765187661876718768187691877018771187721877318774187751877618777187781877918780187811878218783187841878518786187871878818789187901879118792187931879418795187961879718798187991880018801188021880318804188051880618807188081880918810188111881218813188141881518816188171881818819188201882118822188231882418825188261882718828188291883018831188321883318834188351883618837188381883918840188411884218843188441884518846188471884818849188501885118852188531885418855188561885718858188591886018861188621886318864188651886618867188681886918870188711887218873188741887518876188771887818879188801888118882188831888418885188861888718888188891889018891188921889318894188951889618897188981889918900189011890218903189041890518906189071890818909189101891118912189131891418915189161891718918189191892018921189221892318924189251892618927189281892918930189311893218933189341893518936189371893818939189401894118942189431894418945189461894718948189491895018951189521895318954189551895618957189581895918960189611896218963189641896518966189671896818969189701897118972189731897418975189761897718978189791898018981189821898318984189851898618987189881898918990189911899218993189941899518996189971899818999190001900119002190031900419005190061900719008190091901019011190121901319014190151901619017190181901919020190211902219023190241902519026190271902819029190301903119032190331903419035190361903719038190391904019041190421904319044190451904619047190481904919050190511905219053190541905519056190571905819059190601906119062190631906419065190661906719068190691907019071190721907319074190751907619077190781907919080190811908219083190841908519086190871908819089190901909119092190931909419095190961909719098190991910019101191021910319104191051910619107191081910919110191111911219113191141911519116191171911819119191201912119122191231912419125191261912719128191291913019131191321913319134191351913619137191381913919140191411914219143191441914519146191471914819149191501915119152191531915419155191561915719158191591916019161191621916319164191651916619167191681916919170191711917219173191741917519176191771917819179191801918119182191831918419185191861918719188191891919019191191921919319194191951919619197191981919919200192011920219203192041920519206192071920819209192101921119212192131921419215192161921719218192191922019221192221922319224192251922619227192281922919230192311923219233192341923519236192371923819239192401924119242192431924419245192461924719248192491925019251192521925319254192551925619257192581925919260192611926219263192641926519266192671926819269192701927119272192731927419275192761927719278192791928019281192821928319284192851928619287192881928919290192911929219293192941929519296192971929819299193001930119302193031930419305193061930719308193091931019311193121931319314193151931619317193181931919320193211932219323193241932519326193271932819329193301933119332193331933419335193361933719338193391934019341193421934319344193451934619347193481934919350193511935219353193541935519356193571935819359193601936119362193631936419365193661936719368193691937019371193721937319374193751937619377193781937919380193811938219383193841938519386193871938819389193901939119392193931939419395193961939719398193991940019401194021940319404194051940619407194081940919410194111941219413194141941519416194171941819419194201942119422194231942419425194261942719428194291943019431194321943319434194351943619437194381943919440194411944219443194441944519446194471944819449194501945119452194531945419455194561945719458194591946019461194621946319464194651946619467194681946919470194711947219473194741947519476194771947819479194801948119482194831948419485194861948719488194891949019491194921949319494194951949619497194981949919500195011950219503195041950519506195071950819509195101951119512195131951419515195161951719518195191952019521195221952319524195251952619527195281952919530195311953219533195341953519536195371953819539195401954119542195431954419545195461954719548195491955019551195521955319554195551955619557195581955919560195611956219563195641956519566195671956819569195701957119572195731957419575195761957719578195791958019581195821958319584195851958619587195881958919590195911959219593195941959519596195971959819599196001960119602196031960419605196061960719608196091961019611196121961319614196151961619617196181961919620196211962219623196241962519626196271962819629196301963119632196331963419635196361963719638196391964019641196421964319644196451964619647196481964919650196511965219653196541965519656196571965819659196601966119662196631966419665196661966719668196691967019671196721967319674196751967619677196781967919680196811968219683196841968519686196871968819689196901969119692196931969419695196961969719698196991970019701197021970319704197051970619707197081970919710197111971219713197141971519716197171971819719197201972119722197231972419725197261972719728197291973019731197321973319734197351973619737197381973919740197411974219743197441974519746197471974819749197501975119752197531975419755197561975719758197591976019761197621976319764197651976619767197681976919770197711977219773197741977519776197771977819779197801978119782197831978419785197861978719788197891979019791197921979319794197951979619797197981979919800198011980219803198041980519806198071980819809198101981119812198131981419815198161981719818198191982019821198221982319824198251982619827198281982919830198311983219833198341983519836198371983819839198401984119842198431984419845198461984719848198491985019851198521985319854198551985619857198581985919860198611986219863198641986519866198671986819869198701987119872198731987419875198761987719878198791988019881198821988319884198851988619887198881988919890198911989219893198941989519896198971989819899199001990119902199031990419905199061990719908199091991019911199121991319914199151991619917199181991919920199211992219923199241992519926199271992819929199301993119932199331993419935199361993719938199391994019941199421994319944199451994619947199481994919950199511995219953199541995519956199571995819959199601996119962199631996419965199661996719968199691997019971199721997319974199751997619977199781997919980199811998219983199841998519986199871998819989199901999119992199931999419995199961999719998199992000020001200022000320004200052000620007200082000920010200112001220013200142001520016200172001820019200202002120022200232002420025200262002720028200292003020031200322003320034200352003620037200382003920040200412004220043200442004520046200472004820049200502005120052200532005420055200562005720058200592006020061200622006320064200652006620067200682006920070200712007220073200742007520076200772007820079200802008120082200832008420085200862008720088200892009020091200922009320094200952009620097200982009920100201012010220103201042010520106201072010820109201102011120112201132011420115201162011720118201192012020121201222012320124201252012620127201282012920130201312013220133201342013520136201372013820139201402014120142201432014420145201462014720148201492015020151201522015320154201552015620157201582015920160201612016220163201642016520166201672016820169201702017120172201732017420175201762017720178201792018020181201822018320184201852018620187201882018920190201912019220193201942019520196201972019820199202002020120202202032020420205202062020720208202092021020211202122021320214202152021620217202182021920220202212022220223202242022520226202272022820229202302023120232202332023420235202362023720238202392024020241202422024320244202452024620247202482024920250202512025220253202542025520256202572025820259202602026120262202632026420265202662026720268202692027020271202722027320274202752027620277202782027920280202812028220283202842028520286202872028820289202902029120292202932029420295202962029720298202992030020301203022030320304203052030620307203082030920310203112031220313203142031520316203172031820319203202032120322203232032420325203262032720328203292033020331203322033320334203352033620337203382033920340203412034220343203442034520346203472034820349203502035120352203532035420355203562035720358203592036020361203622036320364203652036620367203682036920370203712037220373203742037520376203772037820379203802038120382203832038420385203862038720388203892039020391203922039320394203952039620397203982039920400204012040220403204042040520406204072040820409204102041120412204132041420415204162041720418204192042020421204222042320424204252042620427204282042920430204312043220433204342043520436204372043820439204402044120442204432044420445204462044720448204492045020451204522045320454204552045620457204582045920460204612046220463204642046520466204672046820469204702047120472204732047420475204762047720478204792048020481204822048320484204852048620487204882048920490204912049220493204942049520496204972049820499205002050120502205032050420505205062050720508205092051020511205122051320514205152051620517205182051920520205212052220523205242052520526205272052820529205302053120532205332053420535205362053720538205392054020541205422054320544205452054620547205482054920550205512055220553205542055520556205572055820559205602056120562205632056420565205662056720568205692057020571205722057320574205752057620577205782057920580205812058220583205842058520586205872058820589205902059120592205932059420595205962059720598205992060020601206022060320604206052060620607206082060920610206112061220613206142061520616206172061820619206202062120622206232062420625206262062720628206292063020631206322063320634206352063620637206382063920640206412064220643206442064520646206472064820649206502065120652206532065420655206562065720658206592066020661206622066320664206652066620667206682066920670206712067220673206742067520676206772067820679206802068120682206832068420685206862068720688206892069020691206922069320694206952069620697206982069920700207012070220703207042070520706207072070820709207102071120712207132071420715207162071720718207192072020721207222072320724207252072620727207282072920730207312073220733207342073520736207372073820739207402074120742207432074420745207462074720748207492075020751207522075320754207552075620757207582075920760207612076220763207642076520766207672076820769207702077120772207732077420775207762077720778207792078020781207822078320784207852078620787207882078920790207912079220793207942079520796207972079820799208002080120802208032080420805208062080720808208092081020811208122081320814208152081620817208182081920820208212082220823208242082520826208272082820829208302083120832208332083420835208362083720838208392084020841208422084320844208452084620847208482084920850208512085220853208542085520856208572085820859208602086120862208632086420865208662086720868208692087020871208722087320874208752087620877208782087920880208812088220883208842088520886208872088820889208902089120892208932089420895208962089720898208992090020901209022090320904209052090620907209082090920910209112091220913209142091520916209172091820919209202092120922209232092420925209262092720928209292093020931209322093320934209352093620937209382093920940209412094220943209442094520946209472094820949209502095120952209532095420955209562095720958209592096020961209622096320964209652096620967209682096920970209712097220973209742097520976209772097820979209802098120982209832098420985209862098720988209892099020991209922099320994209952099620997209982099921000210012100221003210042100521006210072100821009210102101121012210132101421015210162101721018210192102021021210222102321024210252102621027210282102921030210312103221033210342103521036210372103821039210402104121042210432104421045210462104721048210492105021051210522105321054210552105621057210582105921060210612106221063210642106521066210672106821069210702107121072210732107421075210762107721078210792108021081210822108321084210852108621087210882108921090210912109221093210942109521096210972109821099211002110121102211032110421105211062110721108211092111021111211122111321114211152111621117211182111921120211212112221123211242112521126211272112821129211302113121132211332113421135211362113721138211392114021141211422114321144211452114621147211482114921150211512115221153211542115521156211572115821159211602116121162211632116421165211662116721168211692117021171211722117321174211752117621177211782117921180211812118221183211842118521186211872118821189211902119121192211932119421195211962119721198211992120021201212022120321204212052120621207212082120921210212112121221213212142121521216212172121821219212202122121222212232122421225212262122721228212292123021231212322123321234212352123621237212382123921240212412124221243212442124521246212472124821249212502125121252212532125421255212562125721258212592126021261212622126321264212652126621267212682126921270212712127221273212742127521276212772127821279212802128121282212832128421285212862128721288212892129021291212922129321294212952129621297212982129921300213012130221303213042130521306213072130821309213102131121312213132131421315213162131721318213192132021321213222132321324213252132621327213282132921330213312133221333213342133521336213372133821339213402134121342213432134421345213462134721348213492135021351213522135321354213552135621357213582135921360213612136221363213642136521366213672136821369213702137121372213732137421375213762137721378213792138021381213822138321384213852138621387213882138921390213912139221393213942139521396213972139821399214002140121402214032140421405214062140721408214092141021411214122141321414214152141621417214182141921420214212142221423214242142521426214272142821429214302143121432214332143421435214362143721438214392144021441214422144321444214452144621447214482144921450214512145221453214542145521456214572145821459214602146121462214632146421465214662146721468214692147021471214722147321474214752147621477214782147921480214812148221483214842148521486214872148821489214902149121492214932149421495214962149721498214992150021501215022150321504215052150621507215082150921510215112151221513215142151521516215172151821519215202152121522215232152421525215262152721528215292153021531215322153321534215352153621537215382153921540215412154221543215442154521546215472154821549215502155121552215532155421555215562155721558215592156021561215622156321564215652156621567215682156921570215712157221573215742157521576215772157821579215802158121582215832158421585215862158721588215892159021591215922159321594215952159621597215982159921600216012160221603216042160521606216072160821609216102161121612216132161421615216162161721618216192162021621216222162321624216252162621627216282162921630216312163221633216342163521636216372163821639216402164121642216432164421645216462164721648216492165021651216522165321654216552165621657216582165921660216612166221663216642166521666216672166821669216702167121672216732167421675216762167721678216792168021681216822168321684216852168621687216882168921690216912169221693216942169521696216972169821699217002170121702217032170421705217062170721708217092171021711217122171321714217152171621717217182171921720217212172221723217242172521726217272172821729217302173121732217332173421735217362173721738217392174021741217422174321744217452174621747217482174921750217512175221753217542175521756217572175821759217602176121762217632176421765217662176721768217692177021771217722177321774217752177621777217782177921780217812178221783217842178521786217872178821789217902179121792217932179421795217962179721798217992180021801218022180321804218052180621807218082180921810218112181221813218142181521816218172181821819218202182121822218232182421825218262182721828218292183021831218322183321834218352183621837218382183921840218412184221843218442184521846218472184821849218502185121852218532185421855218562185721858218592186021861218622186321864218652186621867218682186921870218712187221873218742187521876218772187821879218802188121882218832188421885218862188721888218892189021891218922189321894218952189621897218982189921900219012190221903219042190521906219072190821909219102191121912219132191421915219162191721918219192192021921219222192321924219252192621927219282192921930219312193221933219342193521936219372193821939219402194121942219432194421945219462194721948219492195021951219522195321954219552195621957219582195921960219612196221963219642196521966219672196821969219702197121972219732197421975219762197721978219792198021981219822198321984219852198621987219882198921990219912199221993219942199521996219972199821999220002200122002220032200422005220062200722008220092201022011220122201322014220152201622017220182201922020220212202222023220242202522026220272202822029220302203122032220332203422035220362203722038220392204022041220422204322044220452204622047220482204922050220512205222053220542205522056220572205822059220602206122062220632206422065220662206722068220692207022071220722207322074220752207622077220782207922080220812208222083220842208522086220872208822089220902209122092220932209422095220962209722098220992210022101221022210322104221052210622107221082210922110221112211222113221142211522116221172211822119221202212122122221232212422125221262212722128221292213022131221322213322134221352213622137221382213922140221412214222143221442214522146221472214822149221502215122152221532215422155221562215722158221592216022161221622216322164221652216622167221682216922170221712217222173221742217522176221772217822179221802218122182221832218422185221862218722188221892219022191221922219322194221952219622197221982219922200222012220222203222042220522206222072220822209222102221122212222132221422215222162221722218222192222022221222222222322224222252222622227222282222922230222312223222233222342223522236222372223822239222402224122242222432224422245222462224722248222492225022251222522225322254222552225622257222582225922260222612226222263222642226522266222672226822269222702227122272222732227422275222762227722278222792228022281222822228322284222852228622287222882228922290222912229222293222942229522296222972229822299223002230122302223032230422305223062230722308223092231022311223122231322314223152231622317223182231922320223212232222323223242232522326223272232822329223302233122332223332233422335223362233722338223392234022341223422234322344223452234622347223482234922350223512235222353223542235522356223572235822359223602236122362223632236422365223662236722368223692237022371223722237322374223752237622377223782237922380223812238222383223842238522386223872238822389223902239122392223932239422395223962239722398223992240022401224022240322404224052240622407224082240922410224112241222413224142241522416224172241822419224202242122422224232242422425224262242722428224292243022431224322243322434224352243622437224382243922440224412244222443224442244522446224472244822449224502245122452224532245422455224562245722458224592246022461224622246322464224652246622467224682246922470224712247222473224742247522476224772247822479224802248122482224832248422485224862248722488224892249022491224922249322494224952249622497224982249922500225012250222503225042250522506225072250822509225102251122512225132251422515225162251722518225192252022521225222252322524225252252622527225282252922530225312253222533225342253522536225372253822539225402254122542225432254422545225462254722548225492255022551225522255322554225552255622557225582255922560225612256222563225642256522566225672256822569225702257122572225732257422575225762257722578225792258022581225822258322584225852258622587225882258922590225912259222593225942259522596225972259822599226002260122602226032260422605226062260722608226092261022611226122261322614226152261622617226182261922620226212262222623226242262522626226272262822629226302263122632226332263422635226362263722638226392264022641226422264322644226452264622647226482264922650226512265222653226542265522656226572265822659226602266122662226632266422665226662266722668226692267022671226722267322674226752267622677226782267922680226812268222683226842268522686226872268822689226902269122692226932269422695226962269722698226992270022701227022270322704227052270622707227082270922710227112271222713227142271522716227172271822719227202272122722227232272422725227262272722728227292273022731227322273322734227352273622737227382273922740227412274222743227442274522746227472274822749227502275122752227532275422755227562275722758227592276022761227622276322764227652276622767227682276922770227712277222773227742277522776227772277822779227802278122782227832278422785227862278722788227892279022791227922279322794227952279622797227982279922800228012280222803228042280522806228072280822809228102281122812228132281422815228162281722818228192282022821228222282322824228252282622827228282282922830228312283222833228342283522836228372283822839228402284122842228432284422845228462284722848228492285022851228522285322854228552285622857228582285922860228612286222863228642286522866228672286822869228702287122872228732287422875228762287722878228792288022881228822288322884228852288622887228882288922890228912289222893228942289522896228972289822899229002290122902229032290422905229062290722908229092291022911229122291322914229152291622917229182291922920229212292222923229242292522926229272292822929229302293122932229332293422935229362293722938229392294022941229422294322944229452294622947229482294922950229512295222953229542295522956229572295822959229602296122962229632296422965229662296722968229692297022971229722297322974229752297622977229782297922980229812298222983229842298522986229872298822989229902299122992229932299422995229962299722998229992300023001230022300323004230052300623007230082300923010230112301223013230142301523016230172301823019230202302123022230232302423025230262302723028230292303023031230322303323034230352303623037230382303923040230412304223043230442304523046230472304823049230502305123052230532305423055230562305723058230592306023061230622306323064230652306623067230682306923070230712307223073230742307523076230772307823079230802308123082230832308423085230862308723088230892309023091230922309323094230952309623097230982309923100231012310223103231042310523106231072310823109231102311123112231132311423115231162311723118231192312023121231222312323124231252312623127231282312923130231312313223133231342313523136231372313823139231402314123142231432314423145231462314723148231492315023151231522315323154231552315623157231582315923160231612316223163231642316523166231672316823169231702317123172231732317423175231762317723178231792318023181231822318323184231852318623187231882318923190231912319223193231942319523196231972319823199232002320123202232032320423205232062320723208232092321023211232122321323214232152321623217232182321923220232212322223223232242322523226232272322823229232302323123232232332323423235232362323723238232392324023241232422324323244232452324623247232482324923250232512325223253232542325523256232572325823259232602326123262232632326423265232662326723268232692327023271232722327323274232752327623277232782327923280232812328223283232842328523286232872328823289232902329123292232932329423295232962329723298232992330023301233022330323304233052330623307233082330923310233112331223313233142331523316233172331823319233202332123322233232332423325233262332723328233292333023331233322333323334233352333623337233382333923340233412334223343233442334523346233472334823349233502335123352233532335423355233562335723358233592336023361233622336323364233652336623367233682336923370233712337223373233742337523376233772337823379233802338123382233832338423385233862338723388233892339023391233922339323394233952339623397233982339923400234012340223403234042340523406234072340823409234102341123412234132341423415234162341723418234192342023421234222342323424234252342623427234282342923430234312343223433234342343523436234372343823439234402344123442234432344423445234462344723448234492345023451234522345323454234552345623457234582345923460234612346223463234642346523466234672346823469234702347123472234732347423475234762347723478234792348023481234822348323484234852348623487234882348923490234912349223493234942349523496234972349823499235002350123502235032350423505235062350723508235092351023511235122351323514235152351623517235182351923520235212352223523235242352523526235272352823529235302353123532235332353423535235362353723538235392354023541235422354323544235452354623547235482354923550235512355223553235542355523556235572355823559235602356123562235632356423565235662356723568235692357023571235722357323574235752357623577235782357923580235812358223583235842358523586235872358823589235902359123592235932359423595235962359723598235992360023601236022360323604236052360623607236082360923610236112361223613236142361523616236172361823619236202362123622236232362423625236262362723628236292363023631236322363323634236352363623637236382363923640236412364223643236442364523646236472364823649236502365123652236532365423655236562365723658236592366023661236622366323664236652366623667236682366923670236712367223673236742367523676236772367823679236802368123682236832368423685236862368723688236892369023691236922369323694236952369623697236982369923700237012370223703237042370523706237072370823709237102371123712237132371423715237162371723718237192372023721237222372323724237252372623727237282372923730237312373223733237342373523736237372373823739237402374123742237432374423745237462374723748237492375023751237522375323754237552375623757237582375923760237612376223763237642376523766237672376823769237702377123772237732377423775237762377723778237792378023781237822378323784237852378623787237882378923790237912379223793237942379523796237972379823799238002380123802238032380423805238062380723808238092381023811238122381323814238152381623817238182381923820238212382223823238242382523826238272382823829238302383123832238332383423835238362383723838238392384023841238422384323844238452384623847238482384923850238512385223853238542385523856238572385823859238602386123862238632386423865238662386723868238692387023871238722387323874238752387623877238782387923880238812388223883238842388523886238872388823889238902389123892238932389423895238962389723898238992390023901239022390323904239052390623907239082390923910239112391223913239142391523916239172391823919239202392123922239232392423925239262392723928239292393023931239322393323934239352393623937239382393923940239412394223943239442394523946239472394823949239502395123952239532395423955239562395723958239592396023961239622396323964239652396623967239682396923970239712397223973239742397523976239772397823979239802398123982239832398423985239862398723988239892399023991239922399323994239952399623997239982399924000240012400224003240042400524006240072400824009240102401124012240132401424015240162401724018240192402024021240222402324024240252402624027240282402924030240312403224033240342403524036240372403824039240402404124042240432404424045240462404724048240492405024051240522405324054240552405624057240582405924060240612406224063240642406524066240672406824069240702407124072240732407424075240762407724078240792408024081240822408324084240852408624087240882408924090240912409224093240942409524096240972409824099241002410124102241032410424105241062410724108241092411024111241122411324114241152411624117241182411924120241212412224123241242412524126241272412824129241302413124132241332413424135241362413724138241392414024141241422414324144241452414624147241482414924150241512415224153241542415524156241572415824159241602416124162241632416424165241662416724168241692417024171241722417324174241752417624177241782417924180241812418224183241842418524186241872418824189241902419124192241932419424195241962419724198241992420024201242022420324204242052420624207242082420924210242112421224213242142421524216242172421824219242202422124222242232422424225242262422724228242292423024231242322423324234242352423624237242382423924240242412424224243242442424524246242472424824249242502425124252242532425424255242562425724258242592426024261242622426324264242652426624267242682426924270242712427224273242742427524276242772427824279242802428124282242832428424285242862428724288242892429024291242922429324294242952429624297242982429924300243012430224303243042430524306243072430824309243102431124312243132431424315243162431724318243192432024321243222432324324243252432624327243282432924330243312433224333243342433524336243372433824339243402434124342243432434424345243462434724348243492435024351243522435324354243552435624357243582435924360243612436224363243642436524366243672436824369243702437124372243732437424375243762437724378243792438024381243822438324384243852438624387243882438924390243912439224393243942439524396243972439824399244002440124402244032440424405244062440724408244092441024411244122441324414244152441624417244182441924420244212442224423244242442524426244272442824429244302443124432244332443424435244362443724438244392444024441244422444324444244452444624447244482444924450244512445224453244542445524456244572445824459244602446124462244632446424465244662446724468244692447024471244722447324474244752447624477244782447924480244812448224483244842448524486244872448824489244902449124492244932449424495244962449724498244992450024501245022450324504245052450624507245082450924510245112451224513245142451524516245172451824519245202452124522245232452424525245262452724528245292453024531245322453324534245352453624537245382453924540245412454224543245442454524546245472454824549245502455124552245532455424555245562455724558245592456024561245622456324564245652456624567245682456924570245712457224573245742457524576245772457824579245802458124582245832458424585245862458724588245892459024591245922459324594245952459624597245982459924600246012460224603246042460524606246072460824609246102461124612246132461424615246162461724618246192462024621246222462324624246252462624627246282462924630246312463224633246342463524636246372463824639246402464124642246432464424645246462464724648246492465024651246522465324654246552465624657246582465924660246612466224663246642466524666246672466824669246702467124672246732467424675246762467724678246792468024681246822468324684246852468624687246882468924690246912469224693246942469524696246972469824699247002470124702247032470424705247062470724708247092471024711247122471324714247152471624717247182471924720247212472224723247242472524726247272472824729247302473124732247332473424735247362473724738247392474024741247422474324744247452474624747247482474924750247512475224753247542475524756247572475824759247602476124762247632476424765247662476724768247692477024771247722477324774247752477624777247782477924780247812478224783247842478524786247872478824789247902479124792247932479424795247962479724798247992480024801248022480324804248052480624807248082480924810248112481224813248142481524816248172481824819248202482124822248232482424825248262482724828248292483024831248322483324834248352483624837248382483924840248412484224843248442484524846248472484824849248502485124852248532485424855248562485724858248592486024861248622486324864248652486624867248682486924870248712487224873248742487524876248772487824879248802488124882248832488424885248862488724888248892489024891248922489324894248952489624897248982489924900249012490224903249042490524906249072490824909249102491124912249132491424915249162491724918249192492024921249222492324924249252492624927249282492924930249312493224933249342493524936249372493824939249402494124942249432494424945249462494724948249492495024951249522495324954249552495624957249582495924960249612496224963249642496524966249672496824969249702497124972249732497424975249762497724978249792498024981249822498324984249852498624987249882498924990249912499224993249942499524996249972499824999250002500125002250032500425005250062500725008250092501025011250122501325014250152501625017250182501925020250212502225023250242502525026250272502825029250302503125032250332503425035250362503725038250392504025041250422504325044250452504625047250482504925050250512505225053250542505525056250572505825059250602506125062250632506425065250662506725068250692507025071250722507325074250752507625077250782507925080250812508225083250842508525086250872508825089250902509125092250932509425095250962509725098250992510025101251022510325104251052510625107251082510925110251112511225113251142511525116251172511825119251202512125122251232512425125251262512725128251292513025131251322513325134251352513625137251382513925140251412514225143251442514525146251472514825149251502515125152251532515425155251562515725158251592516025161251622516325164251652516625167251682516925170251712517225173251742517525176251772517825179251802518125182251832518425185251862518725188251892519025191251922519325194251952519625197251982519925200252012520225203252042520525206252072520825209252102521125212252132521425215252162521725218252192522025221252222522325224252252522625227252282522925230252312523225233252342523525236252372523825239252402524125242252432524425245252462524725248252492525025251252522525325254252552525625257252582525925260252612526225263252642526525266252672526825269252702527125272252732527425275252762527725278252792528025281252822528325284252852528625287252882528925290252912529225293252942529525296252972529825299253002530125302253032530425305253062530725308253092531025311253122531325314253152531625317253182531925320253212532225323253242532525326253272532825329253302533125332253332533425335253362533725338253392534025341253422534325344253452534625347253482534925350253512535225353253542535525356253572535825359253602536125362253632536425365253662536725368253692537025371253722537325374253752537625377253782537925380253812538225383253842538525386253872538825389253902539125392253932539425395253962539725398253992540025401254022540325404254052540625407254082540925410254112541225413254142541525416254172541825419254202542125422254232542425425254262542725428254292543025431254322543325434254352543625437254382543925440254412544225443254442544525446254472544825449254502545125452254532545425455254562545725458254592546025461254622546325464254652546625467254682546925470254712547225473254742547525476254772547825479254802548125482254832548425485254862548725488254892549025491254922549325494254952549625497254982549925500255012550225503255042550525506255072550825509255102551125512255132551425515255162551725518255192552025521255222552325524255252552625527255282552925530255312553225533255342553525536255372553825539255402554125542255432554425545255462554725548255492555025551255522555325554255552555625557255582555925560255612556225563255642556525566255672556825569255702557125572255732557425575255762557725578255792558025581255822558325584255852558625587255882558925590255912559225593255942559525596255972559825599256002560125602256032560425605256062560725608256092561025611256122561325614256152561625617256182561925620256212562225623256242562525626256272562825629256302563125632256332563425635256362563725638256392564025641256422564325644256452564625647256482564925650256512565225653256542565525656256572565825659256602566125662256632566425665256662566725668256692567025671256722567325674256752567625677256782567925680256812568225683256842568525686256872568825689256902569125692256932569425695256962569725698256992570025701257022570325704257052570625707257082570925710257112571225713257142571525716257172571825719257202572125722257232572425725257262572725728257292573025731257322573325734257352573625737257382573925740257412574225743257442574525746257472574825749257502575125752257532575425755257562575725758257592576025761257622576325764257652576625767257682576925770257712577225773257742577525776257772577825779257802578125782257832578425785257862578725788257892579025791257922579325794257952579625797257982579925800258012580225803258042580525806258072580825809258102581125812258132581425815258162581725818258192582025821258222582325824258252582625827258282582925830258312583225833258342583525836258372583825839258402584125842258432584425845258462584725848258492585025851258522585325854258552585625857258582585925860258612586225863258642586525866258672586825869258702587125872258732587425875258762587725878258792588025881258822588325884258852588625887258882588925890258912589225893258942589525896258972589825899259002590125902259032590425905259062590725908259092591025911259122591325914259152591625917259182591925920259212592225923259242592525926259272592825929259302593125932259332593425935259362593725938259392594025941259422594325944259452594625947259482594925950259512595225953259542595525956259572595825959259602596125962259632596425965259662596725968259692597025971259722597325974259752597625977259782597925980259812598225983259842598525986259872598825989259902599125992259932599425995259962599725998259992600026001260022600326004260052600626007260082600926010260112601226013260142601526016260172601826019260202602126022260232602426025260262602726028260292603026031260322603326034260352603626037260382603926040260412604226043260442604526046260472604826049260502605126052260532605426055260562605726058260592606026061260622606326064260652606626067260682606926070260712607226073260742607526076260772607826079260802608126082260832608426085260862608726088260892609026091260922609326094260952609626097260982609926100261012610226103261042610526106261072610826109261102611126112261132611426115261162611726118261192612026121261222612326124261252612626127261282612926130261312613226133261342613526136261372613826139261402614126142261432614426145261462614726148261492615026151261522615326154261552615626157261582615926160261612616226163261642616526166261672616826169261702617126172261732617426175261762617726178261792618026181261822618326184261852618626187261882618926190261912619226193261942619526196261972619826199262002620126202262032620426205262062620726208262092621026211262122621326214262152621626217262182621926220262212622226223262242622526226262272622826229262302623126232262332623426235262362623726238262392624026241262422624326244262452624626247262482624926250262512625226253262542625526256262572625826259262602626126262262632626426265262662626726268262692627026271262722627326274262752627626277262782627926280262812628226283262842628526286262872628826289262902629126292262932629426295262962629726298262992630026301263022630326304263052630626307263082630926310263112631226313263142631526316263172631826319263202632126322263232632426325263262632726328263292633026331263322633326334263352633626337263382633926340263412634226343263442634526346263472634826349263502635126352263532635426355263562635726358263592636026361263622636326364263652636626367263682636926370263712637226373263742637526376263772637826379263802638126382263832638426385263862638726388263892639026391263922639326394263952639626397263982639926400264012640226403264042640526406264072640826409264102641126412264132641426415264162641726418264192642026421264222642326424264252642626427264282642926430264312643226433264342643526436264372643826439264402644126442264432644426445264462644726448264492645026451264522645326454264552645626457264582645926460264612646226463264642646526466264672646826469264702647126472264732647426475264762647726478264792648026481264822648326484264852648626487264882648926490264912649226493264942649526496264972649826499265002650126502265032650426505265062650726508265092651026511265122651326514265152651626517265182651926520265212652226523265242652526526265272652826529265302653126532265332653426535265362653726538265392654026541265422654326544265452654626547265482654926550265512655226553265542655526556265572655826559265602656126562265632656426565265662656726568265692657026571265722657326574265752657626577265782657926580265812658226583265842658526586265872658826589265902659126592265932659426595265962659726598265992660026601266022660326604266052660626607266082660926610266112661226613266142661526616266172661826619266202662126622266232662426625266262662726628266292663026631266322663326634266352663626637266382663926640266412664226643266442664526646266472664826649266502665126652266532665426655266562665726658266592666026661266622666326664266652666626667266682666926670266712667226673266742667526676266772667826679266802668126682266832668426685266862668726688266892669026691266922669326694266952669626697266982669926700267012670226703267042670526706267072670826709267102671126712267132671426715267162671726718267192672026721267222672326724267252672626727267282672926730267312673226733267342673526736267372673826739267402674126742267432674426745267462674726748267492675026751267522675326754267552675626757267582675926760267612676226763267642676526766267672676826769267702677126772267732677426775267762677726778267792678026781267822678326784267852678626787267882678926790267912679226793267942679526796267972679826799268002680126802268032680426805268062680726808268092681026811268122681326814268152681626817268182681926820268212682226823268242682526826268272682826829268302683126832268332683426835268362683726838268392684026841268422684326844268452684626847268482684926850268512685226853268542685526856268572685826859268602686126862268632686426865268662686726868268692687026871268722687326874268752687626877268782687926880268812688226883268842688526886268872688826889268902689126892268932689426895268962689726898268992690026901269022690326904269052690626907269082690926910269112691226913269142691526916269172691826919269202692126922269232692426925269262692726928269292693026931269322693326934269352693626937269382693926940269412694226943269442694526946269472694826949269502695126952269532695426955269562695726958269592696026961269622696326964269652696626967269682696926970269712697226973269742697526976269772697826979269802698126982269832698426985269862698726988269892699026991269922699326994269952699626997269982699927000270012700227003270042700527006270072700827009270102701127012270132701427015270162701727018270192702027021270222702327024270252702627027270282702927030270312703227033270342703527036270372703827039270402704127042270432704427045270462704727048270492705027051270522705327054270552705627057270582705927060270612706227063270642706527066270672706827069270702707127072270732707427075270762707727078270792708027081270822708327084270852708627087270882708927090270912709227093270942709527096270972709827099271002710127102271032710427105271062710727108271092711027111271122711327114271152711627117271182711927120271212712227123271242712527126271272712827129271302713127132271332713427135271362713727138271392714027141271422714327144271452714627147271482714927150271512715227153271542715527156271572715827159271602716127162271632716427165271662716727168271692717027171271722717327174271752717627177271782717927180271812718227183271842718527186271872718827189271902719127192271932719427195271962719727198271992720027201272022720327204272052720627207272082720927210272112721227213272142721527216272172721827219272202722127222272232722427225272262722727228272292723027231272322723327234272352723627237272382723927240272412724227243272442724527246272472724827249272502725127252272532725427255272562725727258272592726027261272622726327264272652726627267272682726927270272712727227273272742727527276272772727827279272802728127282272832728427285272862728727288272892729027291272922729327294272952729627297272982729927300273012730227303273042730527306273072730827309273102731127312273132731427315273162731727318273192732027321273222732327324273252732627327273282732927330273312733227333273342733527336273372733827339273402734127342273432734427345273462734727348273492735027351273522735327354273552735627357273582735927360273612736227363273642736527366273672736827369273702737127372273732737427375273762737727378273792738027381273822738327384273852738627387273882738927390273912739227393273942739527396273972739827399274002740127402274032740427405274062740727408274092741027411274122741327414274152741627417274182741927420274212742227423274242742527426274272742827429274302743127432274332743427435274362743727438274392744027441274422744327444274452744627447274482744927450274512745227453274542745527456274572745827459274602746127462274632746427465274662746727468274692747027471274722747327474274752747627477274782747927480274812748227483274842748527486274872748827489274902749127492274932749427495274962749727498274992750027501275022750327504275052750627507275082750927510275112751227513275142751527516275172751827519275202752127522275232752427525275262752727528275292753027531275322753327534275352753627537275382753927540275412754227543275442754527546275472754827549275502755127552275532755427555275562755727558275592756027561275622756327564275652756627567275682756927570275712757227573275742757527576275772757827579275802758127582275832758427585275862758727588275892759027591275922759327594275952759627597275982759927600276012760227603276042760527606276072760827609276102761127612276132761427615276162761727618276192762027621276222762327624276252762627627276282762927630276312763227633276342763527636276372763827639276402764127642276432764427645276462764727648276492765027651276522765327654276552765627657276582765927660276612766227663276642766527666276672766827669276702767127672276732767427675276762767727678276792768027681276822768327684276852768627687276882768927690276912769227693276942769527696276972769827699277002770127702277032770427705277062770727708277092771027711277122771327714277152771627717277182771927720277212772227723277242772527726277272772827729277302773127732277332773427735277362773727738277392774027741277422774327744277452774627747277482774927750277512775227753277542775527756277572775827759277602776127762277632776427765277662776727768277692777027771277722777327774277752777627777277782777927780277812778227783277842778527786277872778827789277902779127792277932779427795277962779727798277992780027801278022780327804278052780627807278082780927810278112781227813278142781527816278172781827819278202782127822278232782427825278262782727828278292783027831278322783327834278352783627837278382783927840278412784227843278442784527846278472784827849278502785127852278532785427855278562785727858278592786027861278622786327864278652786627867278682786927870278712787227873278742787527876278772787827879278802788127882278832788427885278862788727888278892789027891278922789327894278952789627897278982789927900279012790227903279042790527906279072790827909279102791127912279132791427915279162791727918279192792027921279222792327924279252792627927279282792927930279312793227933279342793527936279372793827939279402794127942279432794427945279462794727948279492795027951279522795327954279552795627957279582795927960279612796227963279642796527966279672796827969279702797127972279732797427975279762797727978279792798027981279822798327984279852798627987279882798927990279912799227993279942799527996279972799827999280002800128002280032800428005280062800728008280092801028011280122801328014280152801628017280182801928020280212802228023280242802528026280272802828029280302803128032280332803428035280362803728038280392804028041280422804328044280452804628047280482804928050280512805228053280542805528056280572805828059280602806128062280632806428065280662806728068280692807028071280722807328074280752807628077280782807928080280812808228083280842808528086280872808828089280902809128092280932809428095280962809728098280992810028101281022810328104281052810628107281082810928110281112811228113281142811528116281172811828119281202812128122281232812428125281262812728128281292813028131281322813328134281352813628137281382813928140281412814228143281442814528146281472814828149281502815128152281532815428155281562815728158281592816028161281622816328164281652816628167281682816928170281712817228173281742817528176281772817828179281802818128182281832818428185281862818728188281892819028191281922819328194281952819628197281982819928200282012820228203282042820528206282072820828209282102821128212282132821428215282162821728218282192822028221282222822328224282252822628227282282822928230282312823228233282342823528236282372823828239282402824128242282432824428245282462824728248282492825028251282522825328254282552825628257282582825928260282612826228263282642826528266282672826828269282702827128272282732827428275282762827728278282792828028281282822828328284282852828628287282882828928290282912829228293282942829528296282972829828299283002830128302283032830428305283062830728308283092831028311283122831328314283152831628317283182831928320283212832228323283242832528326283272832828329283302833128332283332833428335283362833728338283392834028341283422834328344283452834628347283482834928350283512835228353283542835528356283572835828359283602836128362283632836428365283662836728368283692837028371283722837328374283752837628377283782837928380283812838228383283842838528386283872838828389283902839128392283932839428395283962839728398283992840028401284022840328404284052840628407284082840928410284112841228413284142841528416284172841828419284202842128422284232842428425284262842728428284292843028431284322843328434284352843628437284382843928440284412844228443284442844528446284472844828449284502845128452284532845428455284562845728458284592846028461284622846328464284652846628467284682846928470284712847228473284742847528476284772847828479284802848128482284832848428485284862848728488284892849028491284922849328494284952849628497284982849928500285012850228503285042850528506285072850828509285102851128512285132851428515285162851728518285192852028521285222852328524285252852628527285282852928530285312853228533285342853528536285372853828539285402854128542285432854428545285462854728548285492855028551285522855328554285552855628557285582855928560285612856228563285642856528566285672856828569285702857128572285732857428575285762857728578285792858028581285822858328584285852858628587285882858928590285912859228593285942859528596285972859828599286002860128602286032860428605286062860728608286092861028611286122861328614286152861628617286182861928620286212862228623286242862528626286272862828629286302863128632286332863428635286362863728638286392864028641286422864328644286452864628647286482864928650286512865228653286542865528656286572865828659286602866128662286632866428665286662866728668286692867028671286722867328674286752867628677286782867928680286812868228683286842868528686286872868828689286902869128692286932869428695286962869728698286992870028701287022870328704287052870628707287082870928710287112871228713287142871528716287172871828719287202872128722287232872428725287262872728728287292873028731287322873328734287352873628737287382873928740287412874228743287442874528746287472874828749287502875128752287532875428755287562875728758287592876028761287622876328764287652876628767287682876928770287712877228773287742877528776287772877828779287802878128782287832878428785287862878728788287892879028791287922879328794287952879628797287982879928800288012880228803288042880528806288072880828809288102881128812288132881428815288162881728818288192882028821288222882328824288252882628827288282882928830288312883228833288342883528836288372883828839288402884128842288432884428845288462884728848288492885028851288522885328854288552885628857288582885928860288612886228863288642886528866288672886828869288702887128872288732887428875288762887728878288792888028881288822888328884288852888628887288882888928890288912889228893288942889528896288972889828899289002890128902289032890428905289062890728908289092891028911289122891328914289152891628917289182891928920289212892228923289242892528926289272892828929289302893128932289332893428935289362893728938289392894028941289422894328944289452894628947289482894928950289512895228953289542895528956289572895828959289602896128962289632896428965289662896728968289692897028971289722897328974289752897628977289782897928980289812898228983289842898528986289872898828989289902899128992289932899428995289962899728998289992900029001290022900329004290052900629007290082900929010290112901229013290142901529016290172901829019290202902129022290232902429025290262902729028290292903029031290322903329034290352903629037290382903929040290412904229043290442904529046290472904829049290502905129052290532905429055290562905729058290592906029061290622906329064290652906629067290682906929070290712907229073290742907529076290772907829079290802908129082290832908429085290862908729088290892909029091290922909329094290952909629097290982909929100291012910229103291042910529106291072910829109291102911129112291132911429115291162911729118291192912029121291222912329124291252912629127291282912929130291312913229133291342913529136291372913829139291402914129142291432914429145291462914729148291492915029151291522915329154291552915629157291582915929160291612916229163291642916529166291672916829169291702917129172291732917429175291762917729178291792918029181291822918329184291852918629187291882918929190291912919229193291942919529196291972919829199292002920129202292032920429205292062920729208292092921029211292122921329214292152921629217292182921929220292212922229223292242922529226292272922829229292302923129232292332923429235292362923729238292392924029241292422924329244292452924629247292482924929250292512925229253292542925529256292572925829259292602926129262292632926429265292662926729268292692927029271292722927329274292752927629277292782927929280292812928229283292842928529286292872928829289292902929129292292932929429295292962929729298292992930029301293022930329304293052930629307293082930929310293112931229313293142931529316293172931829319293202932129322293232932429325293262932729328293292933029331293322933329334293352933629337293382933929340293412934229343293442934529346293472934829349293502935129352293532935429355293562935729358293592936029361293622936329364293652936629367293682936929370293712937229373293742937529376293772937829379293802938129382293832938429385293862938729388293892939029391293922939329394293952939629397293982939929400294012940229403294042940529406294072940829409294102941129412294132941429415294162941729418294192942029421294222942329424294252942629427294282942929430294312943229433294342943529436294372943829439294402944129442294432944429445294462944729448294492945029451294522945329454294552945629457294582945929460294612946229463294642946529466294672946829469294702947129472294732947429475294762947729478294792948029481294822948329484294852948629487294882948929490294912949229493294942949529496294972949829499295002950129502295032950429505295062950729508295092951029511295122951329514295152951629517295182951929520295212952229523295242952529526295272952829529295302953129532295332953429535295362953729538295392954029541295422954329544295452954629547295482954929550295512955229553295542955529556295572955829559295602956129562295632956429565295662956729568295692957029571295722957329574295752957629577295782957929580295812958229583295842958529586295872958829589295902959129592295932959429595295962959729598295992960029601296022960329604296052960629607296082960929610296112961229613296142961529616296172961829619296202962129622296232962429625296262962729628296292963029631296322963329634296352963629637296382963929640296412964229643296442964529646296472964829649296502965129652296532965429655296562965729658296592966029661296622966329664296652966629667296682966929670296712967229673296742967529676296772967829679296802968129682296832968429685296862968729688296892969029691296922969329694296952969629697296982969929700297012970229703297042970529706297072970829709297102971129712297132971429715297162971729718297192972029721297222972329724297252972629727297282972929730297312973229733297342973529736297372973829739297402974129742297432974429745297462974729748297492975029751297522975329754297552975629757297582975929760297612976229763297642976529766297672976829769297702977129772297732977429775297762977729778297792978029781297822978329784297852978629787297882978929790297912979229793297942979529796297972979829799298002980129802298032980429805298062980729808298092981029811298122981329814298152981629817298182981929820298212982229823298242982529826298272982829829298302983129832298332983429835298362983729838298392984029841298422984329844298452984629847298482984929850298512985229853298542985529856298572985829859298602986129862298632986429865298662986729868298692987029871298722987329874298752987629877298782987929880298812988229883298842988529886298872988829889298902989129892298932989429895298962989729898298992990029901299022990329904299052990629907299082990929910299112991229913299142991529916299172991829919299202992129922299232992429925299262992729928299292993029931299322993329934299352993629937299382993929940299412994229943299442994529946299472994829949299502995129952299532995429955299562995729958299592996029961299622996329964299652996629967299682996929970299712997229973299742997529976299772997829979299802998129982299832998429985299862998729988299892999029991299922999329994299952999629997299982999930000300013000230003300043000530006300073000830009300103001130012300133001430015300163001730018300193002030021300223002330024300253002630027300283002930030300313003230033300343003530036300373003830039300403004130042300433004430045300463004730048300493005030051300523005330054300553005630057300583005930060300613006230063300643006530066300673006830069300703007130072300733007430075300763007730078300793008030081300823008330084300853008630087300883008930090300913009230093300943009530096300973009830099301003010130102301033010430105301063010730108301093011030111301123011330114301153011630117301183011930120301213012230123301243012530126301273012830129301303013130132301333013430135301363013730138301393014030141301423014330144301453014630147301483014930150301513015230153301543015530156301573015830159301603016130162301633016430165301663016730168301693017030171301723017330174301753017630177301783017930180301813018230183301843018530186301873018830189301903019130192301933019430195301963019730198301993020030201302023020330204302053020630207302083020930210302113021230213302143021530216302173021830219302203022130222302233022430225302263022730228302293023030231302323023330234302353023630237302383023930240302413024230243302443024530246302473024830249302503025130252302533025430255302563025730258302593026030261302623026330264302653026630267302683026930270302713027230273302743027530276302773027830279302803028130282302833028430285302863028730288302893029030291302923029330294302953029630297302983029930300303013030230303303043030530306303073030830309303103031130312303133031430315303163031730318303193032030321303223032330324303253032630327303283032930330303313033230333303343033530336303373033830339303403034130342303433034430345303463034730348303493035030351303523035330354303553035630357303583035930360303613036230363303643036530366303673036830369303703037130372303733037430375303763037730378303793038030381303823038330384303853038630387303883038930390303913039230393303943039530396303973039830399304003040130402304033040430405304063040730408304093041030411304123041330414304153041630417304183041930420304213042230423304243042530426304273042830429304303043130432304333043430435304363043730438304393044030441304423044330444304453044630447304483044930450304513045230453304543045530456304573045830459304603046130462304633046430465304663046730468304693047030471304723047330474304753047630477304783047930480304813048230483304843048530486304873048830489304903049130492304933049430495304963049730498304993050030501305023050330504305053050630507305083050930510305113051230513305143051530516305173051830519305203052130522305233052430525305263052730528305293053030531305323053330534305353053630537305383053930540305413054230543305443054530546305473054830549305503055130552305533055430555305563055730558305593056030561305623056330564305653056630567305683056930570305713057230573305743057530576305773057830579305803058130582305833058430585305863058730588305893059030591305923059330594305953059630597305983059930600306013060230603306043060530606306073060830609306103061130612306133061430615306163061730618306193062030621306223062330624306253062630627306283062930630306313063230633306343063530636306373063830639306403064130642306433064430645306463064730648306493065030651306523065330654306553065630657306583065930660306613066230663306643066530666306673066830669306703067130672306733067430675306763067730678306793068030681306823068330684306853068630687306883068930690306913069230693306943069530696306973069830699307003070130702307033070430705307063070730708307093071030711307123071330714307153071630717307183071930720307213072230723307243072530726307273072830729307303073130732307333073430735307363073730738307393074030741307423074330744307453074630747307483074930750307513075230753307543075530756307573075830759307603076130762307633076430765307663076730768307693077030771307723077330774307753077630777307783077930780307813078230783307843078530786307873078830789307903079130792307933079430795307963079730798307993080030801308023080330804308053080630807308083080930810308113081230813308143081530816308173081830819308203082130822308233082430825308263082730828308293083030831308323083330834308353083630837308383083930840308413084230843308443084530846308473084830849308503085130852308533085430855308563085730858308593086030861308623086330864308653086630867308683086930870308713087230873308743087530876308773087830879308803088130882308833088430885308863088730888308893089030891308923089330894308953089630897308983089930900309013090230903309043090530906309073090830909309103091130912309133091430915309163091730918309193092030921309223092330924309253092630927309283092930930309313093230933309343093530936309373093830939309403094130942309433094430945309463094730948309493095030951309523095330954309553095630957309583095930960309613096230963309643096530966309673096830969309703097130972309733097430975309763097730978309793098030981309823098330984309853098630987309883098930990309913099230993309943099530996309973099830999310003100131002310033100431005310063100731008310093101031011310123101331014310153101631017310183101931020310213102231023310243102531026310273102831029310303103131032310333103431035310363103731038310393104031041310423104331044310453104631047310483104931050310513105231053310543105531056310573105831059310603106131062310633106431065310663106731068310693107031071310723107331074310753107631077310783107931080310813108231083310843108531086310873108831089310903109131092310933109431095310963109731098310993110031101311023110331104311053110631107311083110931110311113111231113311143111531116311173111831119311203112131122311233112431125311263112731128311293113031131311323113331134311353113631137311383113931140311413114231143311443114531146311473114831149311503115131152311533115431155311563115731158311593116031161311623116331164311653116631167311683116931170311713117231173311743117531176311773117831179311803118131182311833118431185311863118731188311893119031191311923119331194311953119631197311983119931200312013120231203312043120531206312073120831209312103121131212312133121431215312163121731218312193122031221312223122331224312253122631227312283122931230312313123231233312343123531236312373123831239312403124131242312433124431245312463124731248312493125031251312523125331254312553125631257312583125931260312613126231263312643126531266312673126831269312703127131272312733127431275312763127731278312793128031281312823128331284312853128631287312883128931290312913129231293312943129531296312973129831299313003130131302313033130431305313063130731308313093131031311313123131331314313153131631317313183131931320313213132231323313243132531326313273132831329313303133131332313333133431335313363133731338313393134031341313423134331344313453134631347313483134931350313513135231353313543135531356313573135831359313603136131362313633136431365313663136731368313693137031371313723137331374313753137631377313783137931380313813138231383313843138531386313873138831389313903139131392313933139431395313963139731398313993140031401314023140331404314053140631407314083140931410314113141231413314143141531416314173141831419314203142131422314233142431425314263142731428314293143031431314323143331434314353143631437314383143931440314413144231443314443144531446314473144831449314503145131452314533145431455314563145731458314593146031461314623146331464314653146631467314683146931470314713147231473314743147531476314773147831479314803148131482314833148431485314863148731488314893149031491314923149331494314953149631497314983149931500315013150231503315043150531506315073150831509315103151131512315133151431515315163151731518315193152031521315223152331524315253152631527315283152931530315313153231533315343153531536315373153831539315403154131542315433154431545315463154731548315493155031551315523155331554315553155631557315583155931560315613156231563315643156531566315673156831569315703157131572315733157431575315763157731578315793158031581315823158331584315853158631587315883158931590315913159231593315943159531596315973159831599316003160131602316033160431605316063160731608316093161031611316123161331614316153161631617316183161931620316213162231623316243162531626316273162831629316303163131632316333163431635316363163731638316393164031641316423164331644316453164631647316483164931650316513165231653316543165531656316573165831659316603166131662316633166431665316663166731668316693167031671316723167331674316753167631677316783167931680316813168231683316843168531686316873168831689316903169131692316933169431695316963169731698316993170031701317023170331704317053170631707317083170931710317113171231713317143171531716317173171831719317203172131722317233172431725317263172731728317293173031731317323173331734317353173631737317383173931740317413174231743317443174531746317473174831749317503175131752317533175431755317563175731758317593176031761317623176331764317653176631767317683176931770317713177231773317743177531776317773177831779317803178131782317833178431785317863178731788317893179031791317923179331794317953179631797317983179931800318013180231803318043180531806318073180831809318103181131812318133181431815318163181731818318193182031821318223182331824318253182631827318283182931830318313183231833318343183531836318373183831839318403184131842318433184431845318463184731848318493185031851318523185331854318553185631857318583185931860318613186231863318643186531866318673186831869318703187131872318733187431875318763187731878318793188031881318823188331884318853188631887318883188931890318913189231893318943189531896318973189831899319003190131902319033190431905319063190731908319093191031911319123191331914319153191631917319183191931920319213192231923319243192531926319273192831929319303193131932319333193431935319363193731938319393194031941319423194331944319453194631947319483194931950319513195231953319543195531956319573195831959319603196131962319633196431965319663196731968319693197031971319723197331974319753197631977319783197931980319813198231983319843198531986319873198831989319903199131992319933199431995319963199731998319993200032001320023200332004320053200632007320083200932010320113201232013320143201532016320173201832019320203202132022320233202432025320263202732028320293203032031320323203332034320353203632037320383203932040320413204232043320443204532046320473204832049320503205132052320533205432055320563205732058320593206032061320623206332064320653206632067320683206932070320713207232073320743207532076320773207832079320803208132082320833208432085320863208732088320893209032091320923209332094320953209632097320983209932100321013210232103321043210532106321073210832109321103211132112321133211432115321163211732118321193212032121321223212332124321253212632127321283212932130321313213232133321343213532136321373213832139321403214132142321433214432145321463214732148321493215032151321523215332154321553215632157321583215932160321613216232163321643216532166321673216832169321703217132172321733217432175321763217732178321793218032181321823218332184321853218632187321883218932190321913219232193321943219532196321973219832199322003220132202322033220432205322063220732208322093221032211322123221332214322153221632217322183221932220322213222232223322243222532226322273222832229322303223132232322333223432235322363223732238322393224032241322423224332244322453224632247322483224932250322513225232253322543225532256322573225832259322603226132262322633226432265322663226732268322693227032271322723227332274322753227632277322783227932280322813228232283322843228532286322873228832289322903229132292322933229432295322963229732298322993230032301323023230332304323053230632307323083230932310323113231232313323143231532316323173231832319323203232132322323233232432325323263232732328323293233032331323323233332334323353233632337323383233932340323413234232343323443234532346323473234832349323503235132352323533235432355323563235732358323593236032361323623236332364323653236632367323683236932370323713237232373323743237532376323773237832379323803238132382323833238432385323863238732388323893239032391323923239332394323953239632397323983239932400324013240232403324043240532406324073240832409324103241132412324133241432415324163241732418324193242032421324223242332424324253242632427324283242932430324313243232433324343243532436324373243832439324403244132442324433244432445324463244732448324493245032451324523245332454324553245632457324583245932460324613246232463324643246532466324673246832469324703247132472324733247432475324763247732478324793248032481324823248332484324853248632487324883248932490324913249232493324943249532496324973249832499325003250132502325033250432505325063250732508325093251032511325123251332514325153251632517325183251932520325213252232523325243252532526325273252832529325303253132532325333253432535325363253732538325393254032541325423254332544325453254632547325483254932550325513255232553325543255532556325573255832559325603256132562325633256432565325663256732568325693257032571325723257332574325753257632577325783257932580325813258232583325843258532586325873258832589325903259132592325933259432595325963259732598325993260032601326023260332604326053260632607326083260932610326113261232613326143261532616326173261832619326203262132622326233262432625326263262732628326293263032631326323263332634326353263632637326383263932640326413264232643326443264532646326473264832649326503265132652326533265432655326563265732658326593266032661326623266332664326653266632667326683266932670326713267232673326743267532676326773267832679326803268132682326833268432685326863268732688326893269032691326923269332694326953269632697326983269932700327013270232703327043270532706327073270832709327103271132712327133271432715327163271732718327193272032721327223272332724327253272632727327283272932730327313273232733327343273532736327373273832739327403274132742327433274432745327463274732748327493275032751327523275332754327553275632757327583275932760327613276232763327643276532766327673276832769327703277132772327733277432775327763277732778327793278032781327823278332784327853278632787327883278932790327913279232793327943279532796327973279832799328003280132802328033280432805328063280732808328093281032811328123281332814328153281632817328183281932820328213282232823328243282532826328273282832829328303283132832328333283432835328363283732838328393284032841328423284332844328453284632847328483284932850328513285232853328543285532856328573285832859328603286132862328633286432865328663286732868328693287032871328723287332874328753287632877328783287932880328813288232883328843288532886328873288832889328903289132892328933289432895328963289732898328993290032901329023290332904329053290632907329083290932910329113291232913329143291532916329173291832919329203292132922329233292432925329263292732928329293293032931329323293332934329353293632937329383293932940329413294232943329443294532946329473294832949329503295132952329533295432955329563295732958329593296032961329623296332964329653296632967329683296932970329713297232973329743297532976329773297832979329803298132982329833298432985329863298732988329893299032991329923299332994329953299632997329983299933000330013300233003330043300533006330073300833009330103301133012330133301433015330163301733018330193302033021330223302333024330253302633027330283302933030330313303233033330343303533036330373303833039330403304133042330433304433045330463304733048330493305033051330523305333054330553305633057330583305933060330613306233063330643306533066330673306833069330703307133072330733307433075330763307733078330793308033081330823308333084330853308633087330883308933090330913309233093330943309533096330973309833099331003310133102331033310433105331063310733108331093311033111331123311333114331153311633117331183311933120331213312233123331243312533126331273312833129331303313133132331333313433135331363313733138331393314033141331423314333144331453314633147331483314933150331513315233153331543315533156331573315833159331603316133162331633316433165331663316733168331693317033171331723317333174331753317633177331783317933180331813318233183331843318533186331873318833189331903319133192331933319433195331963319733198331993320033201332023320333204332053320633207332083320933210332113321233213332143321533216332173321833219332203322133222332233322433225332263322733228332293323033231332323323333234332353323633237332383323933240332413324233243332443324533246332473324833249332503325133252332533325433255332563325733258332593326033261332623326333264332653326633267332683326933270332713327233273332743327533276332773327833279332803328133282332833328433285332863328733288332893329033291332923329333294332953329633297332983329933300333013330233303333043330533306333073330833309333103331133312333133331433315333163331733318333193332033321333223332333324333253332633327333283332933330333313333233333333343333533336333373333833339333403334133342333433334433345333463334733348333493335033351333523335333354333553335633357333583335933360333613336233363333643336533366333673336833369333703337133372333733337433375333763337733378333793338033381333823338333384333853338633387333883338933390333913339233393333943339533396333973339833399334003340133402334033340433405334063340733408334093341033411334123341333414334153341633417334183341933420334213342233423334243342533426334273342833429334303343133432334333343433435334363343733438334393344033441334423344333444334453344633447334483344933450334513345233453334543345533456334573345833459334603346133462334633346433465334663346733468334693347033471334723347333474334753347633477334783347933480334813348233483334843348533486334873348833489334903349133492334933349433495334963349733498334993350033501335023350333504335053350633507335083350933510335113351233513335143351533516335173351833519335203352133522335233352433525335263352733528335293353033531335323353333534335353353633537335383353933540335413354233543335443354533546335473354833549335503355133552335533355433555335563355733558335593356033561335623356333564335653356633567335683356933570335713357233573335743357533576335773357833579335803358133582335833358433585335863358733588335893359033591335923359333594335953359633597335983359933600336013360233603336043360533606336073360833609336103361133612336133361433615336163361733618336193362033621336223362333624336253362633627336283362933630336313363233633336343363533636336373363833639336403364133642336433364433645336463364733648336493365033651336523365333654336553365633657336583365933660336613366233663336643366533666336673366833669336703367133672336733367433675336763367733678336793368033681336823368333684336853368633687336883368933690336913369233693336943369533696336973369833699337003370133702337033370433705337063370733708337093371033711337123371333714337153371633717337183371933720337213372233723337243372533726337273372833729337303373133732337333373433735337363373733738337393374033741337423374333744337453374633747337483374933750337513375233753337543375533756337573375833759337603376133762337633376433765337663376733768337693377033771337723377333774337753377633777337783377933780337813378233783337843378533786337873378833789337903379133792337933379433795337963379733798337993380033801338023380333804338053380633807338083380933810338113381233813338143381533816338173381833819338203382133822338233382433825338263382733828338293383033831338323383333834338353383633837338383383933840338413384233843338443384533846338473384833849338503385133852338533385433855338563385733858338593386033861338623386333864338653386633867338683386933870338713387233873338743387533876338773387833879338803388133882338833388433885338863388733888338893389033891338923389333894338953389633897338983389933900339013390233903339043390533906339073390833909339103391133912339133391433915339163391733918339193392033921339223392333924339253392633927339283392933930339313393233933339343393533936339373393833939339403394133942339433394433945339463394733948339493395033951339523395333954339553395633957339583395933960339613396233963339643396533966339673396833969339703397133972339733397433975339763397733978339793398033981339823398333984339853398633987339883398933990339913399233993339943399533996339973399833999340003400134002340033400434005340063400734008340093401034011340123401334014340153401634017340183401934020340213402234023340243402534026340273402834029340303403134032340333403434035340363403734038340393404034041340423404334044340453404634047340483404934050340513405234053340543405534056340573405834059340603406134062340633406434065340663406734068340693407034071340723407334074340753407634077340783407934080340813408234083340843408534086340873408834089340903409134092340933409434095340963409734098340993410034101341023410334104341053410634107341083410934110341113411234113341143411534116341173411834119341203412134122341233412434125341263412734128341293413034131341323413334134341353413634137341383413934140341413414234143341443414534146341473414834149341503415134152341533415434155341563415734158341593416034161341623416334164341653416634167341683416934170341713417234173341743417534176341773417834179341803418134182341833418434185341863418734188341893419034191341923419334194341953419634197341983419934200342013420234203342043420534206342073420834209342103421134212342133421434215342163421734218342193422034221342223422334224342253422634227342283422934230342313423234233342343423534236342373423834239342403424134242342433424434245342463424734248342493425034251342523425334254342553425634257342583425934260342613426234263342643426534266342673426834269342703427134272342733427434275342763427734278342793428034281342823428334284342853428634287342883428934290342913429234293342943429534296342973429834299343003430134302343033430434305343063430734308343093431034311343123431334314343153431634317343183431934320343213432234323343243432534326343273432834329343303433134332343333433434335343363433734338343393434034341343423434334344343453434634347343483434934350343513435234353343543435534356343573435834359343603436134362343633436434365343663436734368343693437034371343723437334374343753437634377343783437934380343813438234383343843438534386343873438834389343903439134392343933439434395343963439734398343993440034401344023440334404344053440634407344083440934410344113441234413344143441534416344173441834419344203442134422344233442434425344263442734428344293443034431344323443334434344353443634437344383443934440344413444234443344443444534446344473444834449344503445134452344533445434455344563445734458344593446034461344623446334464344653446634467344683446934470344713447234473344743447534476344773447834479344803448134482344833448434485344863448734488344893449034491344923449334494344953449634497344983449934500345013450234503345043450534506345073450834509345103451134512345133451434515345163451734518345193452034521345223452334524345253452634527345283452934530345313453234533345343453534536345373453834539345403454134542345433454434545345463454734548345493455034551345523455334554345553455634557345583455934560345613456234563345643456534566345673456834569345703457134572345733457434575345763457734578345793458034581345823458334584345853458634587345883458934590345913459234593345943459534596345973459834599346003460134602346033460434605346063460734608346093461034611346123461334614346153461634617346183461934620346213462234623346243462534626346273462834629346303463134632346333463434635346363463734638346393464034641346423464334644346453464634647346483464934650346513465234653346543465534656346573465834659346603466134662346633466434665346663466734668346693467034671346723467334674346753467634677346783467934680346813468234683346843468534686346873468834689346903469134692346933469434695346963469734698346993470034701347023470334704347053470634707347083470934710347113471234713347143471534716347173471834719347203472134722347233472434725347263472734728347293473034731347323473334734347353473634737347383473934740347413474234743347443474534746347473474834749347503475134752347533475434755347563475734758347593476034761347623476334764347653476634767347683476934770347713477234773347743477534776347773477834779347803478134782347833478434785347863478734788347893479034791347923479334794347953479634797347983479934800348013480234803348043480534806348073480834809348103481134812348133481434815348163481734818348193482034821348223482334824348253482634827348283482934830348313483234833348343483534836348373483834839348403484134842348433484434845348463484734848348493485034851348523485334854348553485634857348583485934860348613486234863348643486534866348673486834869348703487134872348733487434875348763487734878348793488034881348823488334884348853488634887348883488934890348913489234893348943489534896348973489834899349003490134902349033490434905349063490734908349093491034911349123491334914349153491634917349183491934920349213492234923349243492534926349273492834929349303493134932349333493434935349363493734938349393494034941349423494334944349453494634947349483494934950349513495234953349543495534956349573495834959349603496134962349633496434965349663496734968349693497034971349723497334974349753497634977349783497934980349813498234983349843498534986349873498834989349903499134992349933499434995349963499734998349993500035001350023500335004350053500635007350083500935010350113501235013350143501535016350173501835019350203502135022350233502435025350263502735028350293503035031350323503335034350353503635037350383503935040350413504235043350443504535046350473504835049350503505135052350533505435055350563505735058350593506035061350623506335064350653506635067350683506935070350713507235073350743507535076350773507835079350803508135082350833508435085350863508735088350893509035091350923509335094350953509635097350983509935100351013510235103351043510535106351073510835109351103511135112351133511435115351163511735118351193512035121351223512335124351253512635127351283512935130351313513235133351343513535136351373513835139351403514135142351433514435145351463514735148351493515035151351523515335154351553515635157351583515935160351613516235163351643516535166351673516835169351703517135172351733517435175351763517735178351793518035181351823518335184351853518635187351883518935190351913519235193351943519535196351973519835199352003520135202352033520435205352063520735208352093521035211352123521335214352153521635217352183521935220352213522235223352243522535226352273522835229352303523135232352333523435235352363523735238352393524035241352423524335244352453524635247352483524935250352513525235253352543525535256352573525835259352603526135262352633526435265352663526735268352693527035271352723527335274352753527635277352783527935280352813528235283352843528535286352873528835289352903529135292352933529435295352963529735298352993530035301353023530335304353053530635307353083530935310353113531235313353143531535316353173531835319353203532135322353233532435325353263532735328353293533035331353323533335334353353533635337353383533935340353413534235343353443534535346353473534835349353503535135352353533535435355353563535735358353593536035361353623536335364353653536635367353683536935370353713537235373353743537535376353773537835379353803538135382353833538435385353863538735388353893539035391353923539335394353953539635397353983539935400354013540235403354043540535406354073540835409354103541135412354133541435415354163541735418354193542035421354223542335424354253542635427354283542935430354313543235433354343543535436354373543835439354403544135442354433544435445354463544735448354493545035451354523545335454354553545635457354583545935460354613546235463354643546535466354673546835469354703547135472354733547435475354763547735478354793548035481354823548335484354853548635487354883548935490354913549235493354943549535496354973549835499355003550135502355033550435505355063550735508355093551035511355123551335514355153551635517355183551935520355213552235523355243552535526355273552835529355303553135532355333553435535355363553735538355393554035541355423554335544355453554635547355483554935550355513555235553355543555535556355573555835559355603556135562355633556435565355663556735568355693557035571355723557335574355753557635577355783557935580355813558235583355843558535586355873558835589355903559135592355933559435595355963559735598355993560035601356023560335604356053560635607356083560935610356113561235613356143561535616356173561835619356203562135622356233562435625356263562735628356293563035631356323563335634356353563635637356383563935640356413564235643356443564535646356473564835649356503565135652356533565435655356563565735658356593566035661356623566335664356653566635667356683566935670356713567235673356743567535676356773567835679356803568135682356833568435685356863568735688356893569035691356923569335694356953569635697356983569935700357013570235703357043570535706357073570835709357103571135712357133571435715357163571735718357193572035721357223572335724357253572635727357283572935730357313573235733357343573535736357373573835739357403574135742357433574435745357463574735748357493575035751357523575335754357553575635757357583575935760357613576235763357643576535766357673576835769357703577135772357733577435775357763577735778357793578035781357823578335784357853578635787357883578935790357913579235793357943579535796357973579835799358003580135802358033580435805358063580735808358093581035811358123581335814358153581635817358183581935820358213582235823358243582535826358273582835829358303583135832358333583435835358363583735838358393584035841358423584335844358453584635847358483584935850358513585235853358543585535856358573585835859358603586135862358633586435865358663586735868358693587035871358723587335874358753587635877358783587935880358813588235883358843588535886358873588835889358903589135892358933589435895358963589735898358993590035901359023590335904359053590635907359083590935910359113591235913359143591535916359173591835919359203592135922359233592435925359263592735928359293593035931359323593335934359353593635937359383593935940359413594235943359443594535946359473594835949359503595135952359533595435955359563595735958359593596035961359623596335964359653596635967359683596935970359713597235973359743597535976359773597835979359803598135982359833598435985359863598735988359893599035991359923599335994359953599635997359983599936000360013600236003360043600536006360073600836009360103601136012360133601436015360163601736018360193602036021360223602336024360253602636027360283602936030360313603236033360343603536036360373603836039360403604136042360433604436045360463604736048360493605036051360523605336054360553605636057360583605936060360613606236063360643606536066360673606836069360703607136072360733607436075360763607736078360793608036081360823608336084360853608636087360883608936090360913609236093360943609536096360973609836099361003610136102361033610436105361063610736108361093611036111361123611336114361153611636117361183611936120361213612236123361243612536126361273612836129361303613136132361333613436135361363613736138361393614036141361423614336144361453614636147361483614936150361513615236153361543615536156361573615836159361603616136162361633616436165361663616736168361693617036171361723617336174361753617636177361783617936180361813618236183361843618536186361873618836189361903619136192361933619436195361963619736198361993620036201362023620336204362053620636207362083620936210362113621236213362143621536216362173621836219362203622136222362233622436225362263622736228362293623036231362323623336234362353623636237362383623936240362413624236243362443624536246362473624836249362503625136252362533625436255362563625736258362593626036261362623626336264362653626636267362683626936270362713627236273362743627536276362773627836279362803628136282362833628436285362863628736288362893629036291362923629336294362953629636297362983629936300363013630236303363043630536306363073630836309363103631136312363133631436315363163631736318363193632036321363223632336324363253632636327363283632936330363313633236333363343633536336363373633836339363403634136342363433634436345363463634736348363493635036351363523635336354363553635636357363583635936360363613636236363363643636536366363673636836369363703637136372363733637436375363763637736378363793638036381363823638336384363853638636387363883638936390363913639236393363943639536396363973639836399364003640136402364033640436405364063640736408364093641036411364123641336414364153641636417364183641936420364213642236423364243642536426364273642836429364303643136432364333643436435364363643736438364393644036441364423644336444364453644636447364483644936450364513645236453364543645536456364573645836459364603646136462364633646436465364663646736468364693647036471364723647336474364753647636477364783647936480364813648236483364843648536486364873648836489364903649136492364933649436495364963649736498364993650036501365023650336504365053650636507365083650936510365113651236513365143651536516365173651836519365203652136522365233652436525365263652736528365293653036531365323653336534365353653636537365383653936540365413654236543365443654536546365473654836549365503655136552365533655436555365563655736558365593656036561365623656336564365653656636567365683656936570365713657236573365743657536576365773657836579365803658136582365833658436585365863658736588365893659036591365923659336594365953659636597365983659936600366013660236603366043660536606366073660836609366103661136612366133661436615366163661736618366193662036621366223662336624366253662636627366283662936630366313663236633366343663536636366373663836639366403664136642366433664436645366463664736648366493665036651366523665336654366553665636657366583665936660366613666236663366643666536666366673666836669366703667136672366733667436675366763667736678366793668036681366823668336684366853668636687366883668936690366913669236693366943669536696366973669836699367003670136702367033670436705367063670736708367093671036711367123671336714367153671636717367183671936720367213672236723367243672536726367273672836729367303673136732367333673436735367363673736738367393674036741367423674336744367453674636747367483674936750367513675236753367543675536756367573675836759367603676136762367633676436765367663676736768367693677036771367723677336774367753677636777367783677936780367813678236783367843678536786367873678836789367903679136792367933679436795367963679736798367993680036801368023680336804368053680636807368083680936810368113681236813368143681536816368173681836819368203682136822368233682436825368263682736828368293683036831368323683336834368353683636837368383683936840368413684236843368443684536846368473684836849368503685136852368533685436855368563685736858368593686036861368623686336864368653686636867368683686936870368713687236873368743687536876368773687836879368803688136882368833688436885368863688736888368893689036891368923689336894368953689636897368983689936900369013690236903369043690536906369073690836909369103691136912369133691436915369163691736918369193692036921369223692336924369253692636927369283692936930369313693236933369343693536936369373693836939369403694136942369433694436945369463694736948369493695036951369523695336954369553695636957369583695936960369613696236963369643696536966369673696836969369703697136972369733697436975369763697736978369793698036981369823698336984369853698636987369883698936990369913699236993369943699536996369973699836999370003700137002370033700437005370063700737008370093701037011370123701337014370153701637017370183701937020370213702237023370243702537026370273702837029370303703137032370333703437035370363703737038370393704037041370423704337044370453704637047370483704937050370513705237053370543705537056370573705837059370603706137062370633706437065370663706737068370693707037071370723707337074370753707637077370783707937080370813708237083370843708537086370873708837089370903709137092370933709437095370963709737098370993710037101371023710337104371053710637107371083710937110371113711237113371143711537116371173711837119371203712137122371233712437125371263712737128371293713037131371323713337134371353713637137371383713937140371413714237143371443714537146371473714837149371503715137152371533715437155371563715737158371593716037161371623716337164371653716637167371683716937170371713717237173371743717537176371773717837179371803718137182371833718437185371863718737188371893719037191371923719337194371953719637197371983719937200372013720237203372043720537206372073720837209372103721137212372133721437215372163721737218372193722037221372223722337224372253722637227372283722937230372313723237233372343723537236372373723837239372403724137242372433724437245372463724737248372493725037251372523725337254372553725637257372583725937260372613726237263372643726537266372673726837269372703727137272372733727437275372763727737278372793728037281372823728337284372853728637287372883728937290372913729237293372943729537296372973729837299373003730137302373033730437305373063730737308373093731037311373123731337314373153731637317373183731937320373213732237323373243732537326373273732837329373303733137332373333733437335373363733737338373393734037341373423734337344373453734637347373483734937350373513735237353373543735537356373573735837359373603736137362373633736437365373663736737368373693737037371373723737337374373753737637377373783737937380373813738237383373843738537386373873738837389373903739137392373933739437395373963739737398373993740037401374023740337404374053740637407374083740937410374113741237413374143741537416374173741837419374203742137422374233742437425374263742737428374293743037431374323743337434374353743637437374383743937440374413744237443374443744537446374473744837449374503745137452374533745437455374563745737458374593746037461374623746337464374653746637467374683746937470374713747237473374743747537476374773747837479374803748137482374833748437485374863748737488374893749037491374923749337494374953749637497374983749937500375013750237503375043750537506375073750837509375103751137512375133751437515375163751737518375193752037521375223752337524375253752637527375283752937530375313753237533375343753537536375373753837539375403754137542375433754437545375463754737548375493755037551375523755337554375553755637557375583755937560375613756237563375643756537566375673756837569375703757137572375733757437575375763757737578375793758037581375823758337584375853758637587375883758937590375913759237593375943759537596375973759837599376003760137602376033760437605376063760737608376093761037611376123761337614376153761637617376183761937620376213762237623376243762537626376273762837629376303763137632376333763437635376363763737638376393764037641376423764337644376453764637647376483764937650376513765237653376543765537656376573765837659376603766137662376633766437665376663766737668376693767037671376723767337674376753767637677376783767937680376813768237683376843768537686376873768837689376903769137692376933769437695376963769737698376993770037701377023770337704377053770637707377083770937710377113771237713377143771537716377173771837719377203772137722377233772437725377263772737728377293773037731377323773337734377353773637737377383773937740377413774237743377443774537746377473774837749377503775137752377533775437755377563775737758377593776037761377623776337764377653776637767377683776937770377713777237773377743777537776377773777837779377803778137782377833778437785377863778737788377893779037791377923779337794377953779637797377983779937800378013780237803378043780537806378073780837809378103781137812378133781437815378163781737818378193782037821378223782337824378253782637827378283782937830378313783237833378343783537836378373783837839378403784137842378433784437845378463784737848378493785037851378523785337854378553785637857378583785937860378613786237863378643786537866378673786837869378703787137872378733787437875378763787737878378793788037881378823788337884378853788637887378883788937890378913789237893378943789537896378973789837899379003790137902379033790437905379063790737908379093791037911379123791337914379153791637917379183791937920379213792237923379243792537926379273792837929379303793137932379333793437935379363793737938379393794037941379423794337944379453794637947379483794937950379513795237953379543795537956379573795837959379603796137962379633796437965379663796737968379693797037971379723797337974379753797637977379783797937980379813798237983379843798537986379873798837989379903799137992379933799437995379963799737998379993800038001380023800338004380053800638007380083800938010380113801238013380143801538016380173801838019380203802138022380233802438025380263802738028380293803038031380323803338034380353803638037380383803938040380413804238043380443804538046380473804838049380503805138052380533805438055380563805738058380593806038061380623806338064380653806638067380683806938070380713807238073380743807538076380773807838079380803808138082380833808438085380863808738088380893809038091380923809338094380953809638097380983809938100381013810238103381043810538106381073810838109381103811138112381133811438115381163811738118381193812038121381223812338124381253812638127381283812938130381313813238133381343813538136381373813838139381403814138142381433814438145381463814738148381493815038151381523815338154381553815638157381583815938160381613816238163381643816538166381673816838169381703817138172381733817438175381763817738178381793818038181381823818338184381853818638187381883818938190381913819238193381943819538196381973819838199382003820138202382033820438205382063820738208382093821038211382123821338214382153821638217382183821938220382213822238223382243822538226382273822838229382303823138232382333823438235382363823738238382393824038241382423824338244382453824638247382483824938250382513825238253382543825538256382573825838259382603826138262382633826438265382663826738268382693827038271382723827338274382753827638277382783827938280382813828238283382843828538286382873828838289382903829138292382933829438295382963829738298382993830038301383023830338304383053830638307383083830938310383113831238313383143831538316383173831838319383203832138322383233832438325383263832738328383293833038331383323833338334383353833638337383383833938340383413834238343383443834538346383473834838349383503835138352383533835438355383563835738358383593836038361383623836338364383653836638367383683836938370383713837238373383743837538376383773837838379383803838138382383833838438385383863838738388383893839038391383923839338394383953839638397383983839938400384013840238403384043840538406384073840838409384103841138412384133841438415384163841738418384193842038421384223842338424384253842638427384283842938430384313843238433384343843538436384373843838439384403844138442384433844438445384463844738448384493845038451384523845338454384553845638457384583845938460384613846238463384643846538466384673846838469384703847138472384733847438475384763847738478384793848038481384823848338484384853848638487384883848938490384913849238493384943849538496384973849838499385003850138502385033850438505385063850738508385093851038511385123851338514385153851638517385183851938520385213852238523385243852538526385273852838529385303853138532385333853438535385363853738538385393854038541385423854338544385453854638547385483854938550385513855238553385543855538556385573855838559385603856138562385633856438565385663856738568385693857038571385723857338574385753857638577385783857938580385813858238583385843858538586385873858838589385903859138592385933859438595385963859738598385993860038601386023860338604386053860638607386083860938610386113861238613386143861538616386173861838619386203862138622386233862438625386263862738628386293863038631386323863338634386353863638637386383863938640386413864238643386443864538646386473864838649386503865138652386533865438655386563865738658386593866038661386623866338664386653866638667386683866938670386713867238673386743867538676386773867838679386803868138682386833868438685386863868738688386893869038691386923869338694386953869638697386983869938700387013870238703387043870538706387073870838709387103871138712387133871438715387163871738718387193872038721387223872338724387253872638727387283872938730387313873238733387343873538736387373873838739387403874138742387433874438745387463874738748387493875038751387523875338754387553875638757387583875938760387613876238763387643876538766387673876838769387703877138772387733877438775387763877738778387793878038781387823878338784387853878638787387883878938790387913879238793387943879538796387973879838799388003880138802388033880438805388063880738808388093881038811388123881338814388153881638817388183881938820388213882238823388243882538826388273882838829388303883138832388333883438835388363883738838388393884038841388423884338844388453884638847388483884938850388513885238853388543885538856388573885838859388603886138862388633886438865388663886738868388693887038871388723887338874388753887638877388783887938880388813888238883388843888538886388873888838889388903889138892388933889438895388963889738898388993890038901389023890338904389053890638907389083890938910389113891238913389143891538916389173891838919389203892138922389233892438925389263892738928389293893038931389323893338934389353893638937389383893938940389413894238943389443894538946389473894838949389503895138952389533895438955389563895738958389593896038961389623896338964389653896638967389683896938970389713897238973389743897538976389773897838979389803898138982389833898438985389863898738988389893899038991389923899338994389953899638997389983899939000390013900239003390043900539006390073900839009390103901139012390133901439015390163901739018390193902039021390223902339024390253902639027390283902939030390313903239033390343903539036390373903839039390403904139042390433904439045390463904739048390493905039051390523905339054390553905639057390583905939060390613906239063390643906539066390673906839069390703907139072390733907439075390763907739078390793908039081390823908339084390853908639087390883908939090390913909239093390943909539096390973909839099391003910139102391033910439105391063910739108391093911039111391123911339114391153911639117391183911939120391213912239123391243912539126391273912839129391303913139132391333913439135391363913739138391393914039141391423914339144391453914639147391483914939150391513915239153391543915539156391573915839159391603916139162391633916439165391663916739168391693917039171391723917339174391753917639177391783917939180391813918239183391843918539186391873918839189391903919139192391933919439195391963919739198391993920039201392023920339204392053920639207392083920939210392113921239213392143921539216392173921839219392203922139222392233922439225392263922739228392293923039231392323923339234392353923639237392383923939240392413924239243392443924539246392473924839249392503925139252392533925439255392563925739258392593926039261392623926339264392653926639267392683926939270392713927239273392743927539276392773927839279392803928139282392833928439285392863928739288392893929039291392923929339294392953929639297392983929939300393013930239303393043930539306393073930839309393103931139312393133931439315393163931739318393193932039321393223932339324393253932639327393283932939330393313933239333393343933539336393373933839339393403934139342393433934439345393463934739348393493935039351393523935339354393553935639357393583935939360393613936239363393643936539366393673936839369393703937139372393733937439375393763937739378393793938039381393823938339384393853938639387393883938939390393913939239393393943939539396393973939839399394003940139402394033940439405394063940739408394093941039411394123941339414394153941639417394183941939420394213942239423394243942539426394273942839429394303943139432394333943439435394363943739438394393944039441394423944339444394453944639447394483944939450394513945239453394543945539456394573945839459394603946139462394633946439465394663946739468394693947039471394723947339474394753947639477394783947939480394813948239483394843948539486394873948839489394903949139492394933949439495394963949739498394993950039501395023950339504395053950639507395083950939510395113951239513395143951539516395173951839519395203952139522395233952439525395263952739528395293953039531395323953339534395353953639537395383953939540395413954239543395443954539546395473954839549395503955139552395533955439555395563955739558395593956039561395623956339564395653956639567395683956939570395713957239573395743957539576395773957839579395803958139582395833958439585395863958739588395893959039591395923959339594395953959639597395983959939600396013960239603396043960539606396073960839609396103961139612396133961439615396163961739618396193962039621396223962339624396253962639627396283962939630396313963239633396343963539636396373963839639396403964139642396433964439645396463964739648396493965039651396523965339654396553965639657396583965939660396613966239663396643966539666396673966839669396703967139672396733967439675396763967739678396793968039681396823968339684396853968639687396883968939690396913969239693396943969539696396973969839699397003970139702397033970439705397063970739708397093971039711397123971339714397153971639717397183971939720397213972239723397243972539726397273972839729397303973139732397333973439735397363973739738397393974039741397423974339744397453974639747397483974939750397513975239753397543975539756397573975839759397603976139762397633976439765397663976739768397693977039771397723977339774397753977639777397783977939780397813978239783397843978539786397873978839789397903979139792397933979439795397963979739798397993980039801398023980339804398053980639807398083980939810398113981239813398143981539816398173981839819398203982139822398233982439825398263982739828398293983039831398323983339834398353983639837398383983939840398413984239843398443984539846398473984839849398503985139852398533985439855398563985739858398593986039861398623986339864398653986639867398683986939870398713987239873398743987539876398773987839879398803988139882398833988439885398863988739888398893989039891398923989339894398953989639897398983989939900399013990239903399043990539906399073990839909399103991139912399133991439915399163991739918399193992039921399223992339924399253992639927399283992939930399313993239933399343993539936399373993839939399403994139942399433994439945399463994739948399493995039951399523995339954399553995639957399583995939960399613996239963399643996539966399673996839969399703997139972399733997439975399763997739978399793998039981399823998339984399853998639987399883998939990399913999239993399943999539996399973999839999400004000140002400034000440005400064000740008400094001040011400124001340014400154001640017400184001940020400214002240023400244002540026400274002840029400304003140032400334003440035400364003740038400394004040041400424004340044400454004640047400484004940050400514005240053400544005540056400574005840059400604006140062400634006440065400664006740068400694007040071400724007340074400754007640077400784007940080400814008240083400844008540086400874008840089400904009140092400934009440095400964009740098400994010040101401024010340104401054010640107401084010940110401114011240113401144011540116401174011840119401204012140122401234012440125401264012740128401294013040131401324013340134401354013640137401384013940140401414014240143401444014540146401474014840149401504015140152401534015440155401564015740158401594016040161401624016340164401654016640167401684016940170401714017240173401744017540176401774017840179401804018140182401834018440185401864018740188401894019040191401924019340194401954019640197401984019940200402014020240203402044020540206402074020840209402104021140212402134021440215402164021740218402194022040221402224022340224402254022640227402284022940230402314023240233402344023540236402374023840239402404024140242402434024440245402464024740248402494025040251402524025340254402554025640257402584025940260402614026240263402644026540266402674026840269402704027140272402734027440275402764027740278402794028040281402824028340284402854028640287402884028940290402914029240293402944029540296402974029840299403004030140302403034030440305403064030740308403094031040311403124031340314403154031640317403184031940320403214032240323403244032540326403274032840329403304033140332403334033440335403364033740338403394034040341403424034340344403454034640347403484034940350403514035240353403544035540356403574035840359403604036140362403634036440365403664036740368403694037040371403724037340374403754037640377403784037940380403814038240383403844038540386403874038840389403904039140392403934039440395403964039740398403994040040401404024040340404404054040640407404084040940410404114041240413404144041540416404174041840419404204042140422404234042440425404264042740428404294043040431404324043340434404354043640437404384043940440404414044240443404444044540446404474044840449404504045140452404534045440455404564045740458404594046040461404624046340464404654046640467404684046940470404714047240473404744047540476404774047840479404804048140482404834048440485404864048740488404894049040491404924049340494404954049640497404984049940500405014050240503405044050540506405074050840509405104051140512405134051440515405164051740518405194052040521405224052340524405254052640527405284052940530405314053240533405344053540536405374053840539405404054140542405434054440545405464054740548405494055040551405524055340554405554055640557405584055940560405614056240563405644056540566405674056840569405704057140572405734057440575405764057740578405794058040581405824058340584405854058640587405884058940590405914059240593405944059540596405974059840599406004060140602406034060440605406064060740608406094061040611406124061340614406154061640617406184061940620406214062240623406244062540626406274062840629406304063140632406334063440635406364063740638406394064040641406424064340644406454064640647406484064940650406514065240653406544065540656406574065840659406604066140662406634066440665406664066740668406694067040671406724067340674406754067640677406784067940680406814068240683406844068540686406874068840689406904069140692406934069440695406964069740698406994070040701407024070340704407054070640707407084070940710407114071240713407144071540716407174071840719407204072140722407234072440725407264072740728407294073040731407324073340734407354073640737407384073940740407414074240743407444074540746407474074840749407504075140752407534075440755407564075740758407594076040761407624076340764407654076640767407684076940770407714077240773407744077540776407774077840779407804078140782407834078440785407864078740788407894079040791407924079340794407954079640797407984079940800408014080240803408044080540806408074080840809408104081140812408134081440815408164081740818408194082040821408224082340824408254082640827408284082940830408314083240833408344083540836408374083840839408404084140842408434084440845408464084740848408494085040851408524085340854408554085640857408584085940860408614086240863408644086540866408674086840869408704087140872408734087440875408764087740878408794088040881408824088340884408854088640887408884088940890408914089240893408944089540896408974089840899409004090140902409034090440905409064090740908409094091040911409124091340914409154091640917409184091940920409214092240923409244092540926409274092840929409304093140932409334093440935409364093740938409394094040941409424094340944409454094640947409484094940950409514095240953409544095540956409574095840959409604096140962409634096440965409664096740968409694097040971409724097340974409754097640977409784097940980409814098240983409844098540986409874098840989409904099140992409934099440995409964099740998409994100041001410024100341004410054100641007410084100941010410114101241013410144101541016410174101841019410204102141022410234102441025410264102741028410294103041031410324103341034410354103641037410384103941040410414104241043410444104541046410474104841049410504105141052410534105441055410564105741058410594106041061410624106341064410654106641067410684106941070410714107241073410744107541076410774107841079410804108141082410834108441085410864108741088410894109041091410924109341094410954109641097410984109941100411014110241103411044110541106411074110841109411104111141112411134111441115411164111741118411194112041121411224112341124411254112641127411284112941130411314113241133411344113541136411374113841139411404114141142411434114441145411464114741148411494115041151411524115341154411554115641157411584115941160411614116241163411644116541166411674116841169411704117141172411734117441175411764117741178411794118041181411824118341184411854118641187411884118941190411914119241193411944119541196411974119841199412004120141202412034120441205412064120741208412094121041211412124121341214412154121641217412184121941220412214122241223412244122541226412274122841229412304123141232412334123441235412364123741238412394124041241412424124341244412454124641247412484124941250412514125241253412544125541256412574125841259412604126141262412634126441265412664126741268412694127041271412724127341274412754127641277412784127941280412814128241283412844128541286412874128841289412904129141292412934129441295412964129741298412994130041301413024130341304413054130641307413084130941310413114131241313413144131541316413174131841319413204132141322413234132441325413264132741328413294133041331413324133341334413354133641337413384133941340413414134241343413444134541346413474134841349413504135141352413534135441355413564135741358413594136041361413624136341364413654136641367413684136941370413714137241373413744137541376413774137841379413804138141382413834138441385413864138741388413894139041391413924139341394413954139641397413984139941400414014140241403414044140541406414074140841409414104141141412414134141441415414164141741418414194142041421414224142341424414254142641427414284142941430414314143241433414344143541436414374143841439414404144141442414434144441445414464144741448414494145041451414524145341454414554145641457414584145941460414614146241463414644146541466414674146841469414704147141472414734147441475414764147741478414794148041481414824148341484414854148641487414884148941490414914149241493414944149541496414974149841499415004150141502415034150441505415064150741508415094151041511415124151341514415154151641517415184151941520415214152241523415244152541526415274152841529415304153141532415334153441535415364153741538415394154041541415424154341544415454154641547415484154941550415514155241553415544155541556415574155841559415604156141562415634156441565415664156741568415694157041571415724157341574415754157641577415784157941580415814158241583415844158541586415874158841589415904159141592415934159441595415964159741598415994160041601416024160341604416054160641607416084160941610416114161241613416144161541616416174161841619416204162141622416234162441625416264162741628416294163041631416324163341634416354163641637416384163941640416414164241643416444164541646416474164841649416504165141652416534165441655416564165741658416594166041661416624166341664416654166641667416684166941670416714167241673416744167541676416774167841679416804168141682416834168441685416864168741688416894169041691416924169341694416954169641697416984169941700417014170241703417044170541706417074170841709417104171141712417134171441715417164171741718417194172041721417224172341724417254172641727417284172941730417314173241733417344173541736417374173841739417404174141742417434174441745417464174741748417494175041751417524175341754417554175641757417584175941760417614176241763417644176541766417674176841769417704177141772417734177441775417764177741778417794178041781417824178341784417854178641787417884178941790417914179241793417944179541796417974179841799418004180141802418034180441805418064180741808418094181041811418124181341814418154181641817418184181941820418214182241823418244182541826418274182841829418304183141832418334183441835418364183741838418394184041841418424184341844418454184641847418484184941850418514185241853418544185541856418574185841859418604186141862418634186441865418664186741868418694187041871418724187341874418754187641877418784187941880418814188241883418844188541886418874188841889418904189141892418934189441895418964189741898418994190041901419024190341904419054190641907419084190941910419114191241913419144191541916419174191841919419204192141922419234192441925419264192741928419294193041931419324193341934419354193641937419384193941940419414194241943419444194541946419474194841949419504195141952419534195441955419564195741958419594196041961419624196341964419654196641967419684196941970419714197241973419744197541976419774197841979419804198141982419834198441985419864198741988419894199041991419924199341994419954199641997419984199942000420014200242003420044200542006420074200842009420104201142012420134201442015420164201742018420194202042021420224202342024420254202642027420284202942030420314203242033420344203542036420374203842039420404204142042420434204442045420464204742048420494205042051420524205342054420554205642057420584205942060420614206242063420644206542066420674206842069420704207142072420734207442075420764207742078420794208042081420824208342084420854208642087420884208942090420914209242093420944209542096420974209842099421004210142102421034210442105421064210742108421094211042111421124211342114421154211642117421184211942120421214212242123421244212542126421274212842129421304213142132421334213442135421364213742138421394214042141421424214342144421454214642147421484214942150421514215242153421544215542156421574215842159421604216142162421634216442165421664216742168421694217042171421724217342174421754217642177421784217942180421814218242183421844218542186421874218842189421904219142192421934219442195421964219742198421994220042201422024220342204422054220642207422084220942210422114221242213422144221542216422174221842219422204222142222422234222442225422264222742228422294223042231422324223342234422354223642237422384223942240422414224242243422444224542246422474224842249422504225142252422534225442255422564225742258422594226042261422624226342264422654226642267422684226942270422714227242273422744227542276422774227842279422804228142282422834228442285422864228742288422894229042291422924229342294422954229642297422984229942300423014230242303423044230542306423074230842309423104231142312423134231442315423164231742318423194232042321423224232342324423254232642327423284232942330423314233242333423344233542336423374233842339423404234142342423434234442345423464234742348423494235042351423524235342354423554235642357423584235942360423614236242363423644236542366423674236842369423704237142372423734237442375423764237742378423794238042381423824238342384423854238642387423884238942390423914239242393423944239542396423974239842399424004240142402424034240442405424064240742408424094241042411424124241342414424154241642417424184241942420424214242242423424244242542426424274242842429424304243142432424334243442435424364243742438424394244042441424424244342444424454244642447424484244942450424514245242453424544245542456424574245842459424604246142462424634246442465424664246742468424694247042471424724247342474424754247642477424784247942480424814248242483424844248542486424874248842489424904249142492424934249442495424964249742498424994250042501425024250342504425054250642507425084250942510425114251242513425144251542516425174251842519425204252142522425234252442525425264252742528425294253042531425324253342534425354253642537425384253942540425414254242543425444254542546425474254842549425504255142552425534255442555425564255742558425594256042561425624256342564425654256642567425684256942570425714257242573425744257542576425774257842579425804258142582425834258442585425864258742588425894259042591425924259342594425954259642597425984259942600426014260242603426044260542606426074260842609426104261142612426134261442615426164261742618426194262042621426224262342624426254262642627426284262942630426314263242633426344263542636426374263842639426404264142642426434264442645426464264742648426494265042651426524265342654426554265642657426584265942660426614266242663426644266542666426674266842669426704267142672426734267442675426764267742678426794268042681426824268342684426854268642687426884268942690426914269242693426944269542696426974269842699427004270142702427034270442705427064270742708427094271042711427124271342714427154271642717427184271942720427214272242723427244272542726427274272842729427304273142732427334273442735427364273742738427394274042741427424274342744427454274642747427484274942750427514275242753427544275542756427574275842759427604276142762427634276442765427664276742768427694277042771427724277342774427754277642777427784277942780427814278242783427844278542786427874278842789427904279142792427934279442795427964279742798427994280042801428024280342804428054280642807428084280942810428114281242813428144281542816428174281842819428204282142822428234282442825428264282742828428294283042831428324283342834428354283642837428384283942840428414284242843428444284542846428474284842849428504285142852428534285442855428564285742858428594286042861428624286342864428654286642867428684286942870428714287242873428744287542876428774287842879428804288142882428834288442885428864288742888428894289042891428924289342894428954289642897428984289942900429014290242903429044290542906429074290842909429104291142912429134291442915429164291742918429194292042921429224292342924429254292642927429284292942930429314293242933429344293542936429374293842939429404294142942429434294442945429464294742948429494295042951429524295342954429554295642957429584295942960429614296242963429644296542966429674296842969429704297142972429734297442975429764297742978429794298042981429824298342984429854298642987429884298942990429914299242993429944299542996429974299842999430004300143002430034300443005430064300743008430094301043011430124301343014430154301643017430184301943020430214302243023430244302543026430274302843029430304303143032430334303443035430364303743038430394304043041430424304343044430454304643047430484304943050430514305243053430544305543056430574305843059430604306143062430634306443065430664306743068430694307043071430724307343074430754307643077430784307943080430814308243083430844308543086430874308843089430904309143092430934309443095430964309743098430994310043101431024310343104431054310643107431084310943110431114311243113431144311543116431174311843119431204312143122431234312443125431264312743128431294313043131431324313343134431354313643137431384313943140431414314243143431444314543146431474314843149431504315143152431534315443155431564315743158431594316043161431624316343164431654316643167431684316943170431714317243173431744317543176431774317843179431804318143182431834318443185431864318743188431894319043191431924319343194431954319643197431984319943200432014320243203432044320543206432074320843209432104321143212432134321443215432164321743218432194322043221432224322343224432254322643227432284322943230432314323243233432344323543236432374323843239432404324143242432434324443245432464324743248432494325043251432524325343254432554325643257432584325943260432614326243263432644326543266432674326843269432704327143272432734327443275432764327743278432794328043281432824328343284432854328643287432884328943290432914329243293432944329543296432974329843299433004330143302433034330443305433064330743308433094331043311433124331343314433154331643317433184331943320433214332243323433244332543326433274332843329433304333143332433334333443335433364333743338433394334043341433424334343344433454334643347433484334943350433514335243353433544335543356433574335843359433604336143362433634336443365433664336743368433694337043371433724337343374433754337643377433784337943380433814338243383433844338543386433874338843389433904339143392433934339443395433964339743398433994340043401434024340343404434054340643407434084340943410434114341243413434144341543416434174341843419434204342143422434234342443425434264342743428434294343043431434324343343434434354343643437434384343943440434414344243443434444344543446434474344843449434504345143452434534345443455434564345743458434594346043461434624346343464434654346643467434684346943470434714347243473434744347543476434774347843479434804348143482434834348443485434864348743488434894349043491434924349343494434954349643497434984349943500435014350243503435044350543506435074350843509435104351143512435134351443515435164351743518435194352043521435224352343524435254352643527435284352943530435314353243533435344353543536435374353843539435404354143542435434354443545435464354743548435494355043551435524355343554435554355643557435584355943560435614356243563435644356543566435674356843569435704357143572435734357443575435764357743578435794358043581435824358343584435854358643587435884358943590435914359243593435944359543596435974359843599436004360143602436034360443605436064360743608436094361043611436124361343614436154361643617436184361943620436214362243623436244362543626436274362843629436304363143632436334363443635436364363743638436394364043641436424364343644436454364643647436484364943650436514365243653436544365543656436574365843659436604366143662436634366443665436664366743668436694367043671436724367343674436754367643677436784367943680436814368243683436844368543686436874368843689436904369143692436934369443695436964369743698436994370043701437024370343704437054370643707437084370943710437114371243713437144371543716437174371843719437204372143722437234372443725437264372743728437294373043731437324373343734437354373643737437384373943740437414374243743437444374543746437474374843749437504375143752437534375443755437564375743758437594376043761437624376343764437654376643767437684376943770437714377243773437744377543776437774377843779437804378143782437834378443785437864378743788437894379043791437924379343794437954379643797437984379943800438014380243803438044380543806438074380843809438104381143812438134381443815438164381743818438194382043821438224382343824438254382643827438284382943830438314383243833438344383543836438374383843839438404384143842438434384443845438464384743848438494385043851438524385343854438554385643857438584385943860438614386243863438644386543866438674386843869438704387143872438734387443875438764387743878438794388043881438824388343884438854388643887438884388943890438914389243893438944389543896438974389843899439004390143902439034390443905439064390743908439094391043911439124391343914439154391643917439184391943920439214392243923439244392543926439274392843929439304393143932439334393443935439364393743938439394394043941439424394343944439454394643947439484394943950439514395243953439544395543956439574395843959439604396143962439634396443965439664396743968439694397043971439724397343974439754397643977439784397943980439814398243983439844398543986439874398843989439904399143992439934399443995439964399743998439994400044001440024400344004440054400644007440084400944010440114401244013440144401544016440174401844019440204402144022440234402444025440264402744028440294403044031440324403344034440354403644037440384403944040440414404244043440444404544046440474404844049440504405144052440534405444055440564405744058440594406044061440624406344064440654406644067440684406944070440714407244073440744407544076440774407844079440804408144082440834408444085440864408744088440894409044091440924409344094440954409644097440984409944100441014410244103441044410544106441074410844109441104411144112441134411444115441164411744118441194412044121441224412344124441254412644127441284412944130441314413244133441344413544136441374413844139441404414144142441434414444145441464414744148441494415044151441524415344154441554415644157441584415944160441614416244163441644416544166441674416844169441704417144172441734417444175441764417744178441794418044181441824418344184441854418644187441884418944190441914419244193441944419544196441974419844199442004420144202442034420444205442064420744208442094421044211442124421344214442154421644217442184421944220442214422244223442244422544226442274422844229442304423144232442334423444235442364423744238442394424044241442424424344244442454424644247442484424944250442514425244253442544425544256442574425844259442604426144262442634426444265442664426744268442694427044271442724427344274442754427644277442784427944280442814428244283442844428544286442874428844289442904429144292442934429444295442964429744298442994430044301443024430344304443054430644307443084430944310443114431244313443144431544316443174431844319443204432144322443234432444325443264432744328443294433044331443324433344334443354433644337443384433944340443414434244343443444434544346443474434844349443504435144352443534435444355443564435744358443594436044361443624436344364443654436644367443684436944370443714437244373443744437544376443774437844379443804438144382443834438444385443864438744388443894439044391443924439344394443954439644397443984439944400444014440244403444044440544406444074440844409444104441144412444134441444415444164441744418444194442044421444224442344424444254442644427444284442944430444314443244433444344443544436444374443844439444404444144442444434444444445444464444744448444494445044451444524445344454444554445644457444584445944460444614446244463444644446544466444674446844469444704447144472444734447444475444764447744478444794448044481444824448344484444854448644487444884448944490444914449244493444944449544496444974449844499445004450144502445034450444505445064450744508445094451044511445124451344514445154451644517445184451944520445214452244523445244452544526445274452844529445304453144532445334453444535445364453744538445394454044541445424454344544445454454644547445484454944550445514455244553445544455544556445574455844559445604456144562445634456444565445664456744568445694457044571445724457344574445754457644577445784457944580445814458244583445844458544586445874458844589445904459144592445934459444595445964459744598445994460044601446024460344604446054460644607446084460944610446114461244613446144461544616446174461844619446204462144622446234462444625446264462744628446294463044631446324463344634446354463644637446384463944640446414464244643446444464544646446474464844649446504465144652446534465444655446564465744658446594466044661446624466344664446654466644667446684466944670446714467244673446744467544676446774467844679446804468144682446834468444685446864468744688446894469044691446924469344694446954469644697446984469944700447014470244703447044470544706447074470844709447104471144712447134471444715447164471744718447194472044721447224472344724447254472644727447284472944730447314473244733447344473544736447374473844739447404474144742447434474444745447464474744748447494475044751447524475344754447554475644757447584475944760447614476244763447644476544766447674476844769447704477144772447734477444775447764477744778447794478044781447824478344784447854478644787447884478944790447914479244793447944479544796447974479844799448004480144802448034480444805448064480744808448094481044811448124481344814448154481644817448184481944820448214482244823448244482544826448274482844829448304483144832448334483444835448364483744838448394484044841448424484344844448454484644847448484484944850448514485244853448544485544856448574485844859448604486144862448634486444865448664486744868448694487044871448724487344874448754487644877448784487944880448814488244883448844488544886448874488844889448904489144892448934489444895448964489744898448994490044901449024490344904449054490644907449084490944910449114491244913449144491544916449174491844919449204492144922449234492444925449264492744928449294493044931449324493344934449354493644937449384493944940449414494244943449444494544946449474494844949449504495144952449534495444955449564495744958449594496044961449624496344964449654496644967449684496944970449714497244973449744497544976449774497844979449804498144982449834498444985449864498744988449894499044991449924499344994449954499644997449984499945000450014500245003450044500545006450074500845009450104501145012450134501445015450164501745018450194502045021450224502345024450254502645027450284502945030450314503245033450344503545036450374503845039450404504145042450434504445045450464504745048450494505045051450524505345054450554505645057450584505945060450614506245063450644506545066450674506845069450704507145072450734507445075450764507745078450794508045081450824508345084450854508645087450884508945090450914509245093450944509545096450974509845099451004510145102451034510445105451064510745108451094511045111451124511345114451154511645117451184511945120451214512245123451244512545126451274512845129451304513145132451334513445135451364513745138451394514045141451424514345144451454514645147451484514945150451514515245153451544515545156451574515845159451604516145162451634516445165451664516745168451694517045171451724517345174451754517645177451784517945180451814518245183451844518545186451874518845189451904519145192451934519445195451964519745198451994520045201452024520345204452054520645207452084520945210452114521245213452144521545216452174521845219452204522145222452234522445225452264522745228452294523045231452324523345234452354523645237452384523945240452414524245243452444524545246452474524845249452504525145252452534525445255452564525745258452594526045261452624526345264452654526645267452684526945270452714527245273452744527545276452774527845279452804528145282452834528445285452864528745288452894529045291452924529345294452954529645297452984529945300453014530245303453044530545306453074530845309453104531145312453134531445315453164531745318453194532045321453224532345324453254532645327453284532945330453314533245333453344533545336453374533845339453404534145342453434534445345453464534745348453494535045351453524535345354453554535645357453584535945360453614536245363453644536545366453674536845369453704537145372453734537445375453764537745378453794538045381453824538345384453854538645387453884538945390453914539245393453944539545396453974539845399454004540145402454034540445405454064540745408454094541045411454124541345414454154541645417454184541945420454214542245423454244542545426454274542845429454304543145432454334543445435454364543745438454394544045441454424544345444454454544645447454484544945450454514545245453454544545545456454574545845459454604546145462454634546445465454664546745468454694547045471454724547345474454754547645477454784547945480454814548245483454844548545486454874548845489454904549145492454934549445495454964549745498454994550045501455024550345504455054550645507455084550945510455114551245513455144551545516455174551845519455204552145522455234552445525455264552745528455294553045531455324553345534455354553645537455384553945540455414554245543455444554545546455474554845549455504555145552455534555445555455564555745558455594556045561455624556345564455654556645567455684556945570455714557245573455744557545576455774557845579455804558145582455834558445585455864558745588455894559045591455924559345594455954559645597455984559945600456014560245603456044560545606456074560845609456104561145612456134561445615456164561745618456194562045621456224562345624456254562645627456284562945630456314563245633456344563545636456374563845639456404564145642456434564445645456464564745648456494565045651456524565345654456554565645657456584565945660456614566245663456644566545666456674566845669456704567145672456734567445675456764567745678456794568045681456824568345684456854568645687456884568945690456914569245693456944569545696456974569845699457004570145702457034570445705457064570745708457094571045711457124571345714457154571645717457184571945720457214572245723457244572545726457274572845729457304573145732457334573445735457364573745738457394574045741457424574345744457454574645747457484574945750457514575245753457544575545756457574575845759457604576145762457634576445765457664576745768457694577045771457724577345774457754577645777457784577945780457814578245783457844578545786457874578845789457904579145792457934579445795457964579745798457994580045801458024580345804458054580645807458084580945810458114581245813458144581545816458174581845819458204582145822458234582445825458264582745828458294583045831458324583345834458354583645837458384583945840458414584245843458444584545846458474584845849458504585145852458534585445855458564585745858458594586045861458624586345864458654586645867458684586945870458714587245873458744587545876458774587845879458804588145882458834588445885458864588745888458894589045891458924589345894458954589645897458984589945900459014590245903459044590545906459074590845909459104591145912459134591445915459164591745918459194592045921459224592345924459254592645927459284592945930459314593245933459344593545936459374593845939459404594145942459434594445945459464594745948459494595045951459524595345954459554595645957459584595945960459614596245963459644596545966459674596845969459704597145972459734597445975459764597745978459794598045981459824598345984459854598645987459884598945990459914599245993459944599545996459974599845999460004600146002460034600446005460064600746008460094601046011460124601346014460154601646017460184601946020460214602246023460244602546026460274602846029460304603146032460334603446035460364603746038460394604046041460424604346044460454604646047460484604946050460514605246053460544605546056460574605846059460604606146062460634606446065460664606746068460694607046071460724607346074460754607646077460784607946080460814608246083460844608546086460874608846089460904609146092460934609446095460964609746098460994610046101461024610346104461054610646107461084610946110461114611246113461144611546116461174611846119461204612146122461234612446125461264612746128461294613046131461324613346134461354613646137461384613946140461414614246143461444614546146461474614846149461504615146152461534615446155461564615746158461594616046161461624616346164461654616646167461684616946170461714617246173461744617546176461774617846179461804618146182461834618446185461864618746188461894619046191461924619346194461954619646197461984619946200462014620246203462044620546206462074620846209462104621146212462134621446215462164621746218462194622046221462224622346224462254622646227462284622946230462314623246233462344623546236462374623846239462404624146242462434624446245462464624746248462494625046251462524625346254462554625646257462584625946260462614626246263462644626546266462674626846269462704627146272462734627446275462764627746278462794628046281462824628346284462854628646287462884628946290462914629246293462944629546296462974629846299463004630146302463034630446305463064630746308463094631046311463124631346314463154631646317463184631946320463214632246323463244632546326463274632846329463304633146332463334633446335463364633746338463394634046341463424634346344463454634646347463484634946350463514635246353463544635546356463574635846359463604636146362463634636446365463664636746368463694637046371463724637346374463754637646377463784637946380463814638246383463844638546386463874638846389463904639146392463934639446395463964639746398463994640046401464024640346404464054640646407464084640946410464114641246413464144641546416464174641846419464204642146422464234642446425464264642746428464294643046431464324643346434464354643646437464384643946440464414644246443464444644546446464474644846449464504645146452464534645446455464564645746458464594646046461464624646346464464654646646467464684646946470464714647246473464744647546476464774647846479464804648146482464834648446485464864648746488464894649046491464924649346494464954649646497464984649946500465014650246503465044650546506465074650846509465104651146512465134651446515465164651746518465194652046521465224652346524465254652646527465284652946530465314653246533465344653546536465374653846539465404654146542465434654446545465464654746548465494655046551465524655346554465554655646557465584655946560465614656246563465644656546566465674656846569465704657146572465734657446575465764657746578465794658046581465824658346584465854658646587465884658946590465914659246593465944659546596465974659846599466004660146602466034660446605466064660746608466094661046611466124661346614466154661646617466184661946620466214662246623466244662546626466274662846629466304663146632466334663446635466364663746638466394664046641466424664346644466454664646647466484664946650466514665246653466544665546656466574665846659466604666146662466634666446665466664666746668466694667046671466724667346674466754667646677466784667946680466814668246683466844668546686466874668846689466904669146692466934669446695466964669746698466994670046701467024670346704467054670646707467084670946710467114671246713467144671546716467174671846719467204672146722467234672446725467264672746728467294673046731467324673346734467354673646737467384673946740467414674246743467444674546746467474674846749467504675146752467534675446755467564675746758467594676046761467624676346764467654676646767467684676946770467714677246773467744677546776467774677846779467804678146782467834678446785467864678746788467894679046791467924679346794467954679646797467984679946800468014680246803468044680546806468074680846809468104681146812468134681446815468164681746818468194682046821468224682346824468254682646827468284682946830468314683246833468344683546836468374683846839468404684146842468434684446845468464684746848468494685046851468524685346854468554685646857468584685946860468614686246863468644686546866468674686846869468704687146872468734687446875468764687746878468794688046881468824688346884468854688646887468884688946890468914689246893468944689546896468974689846899469004690146902469034690446905469064690746908469094691046911469124691346914469154691646917469184691946920469214692246923469244692546926469274692846929469304693146932469334693446935469364693746938469394694046941469424694346944469454694646947469484694946950469514695246953469544695546956469574695846959469604696146962469634696446965469664696746968469694697046971469724697346974469754697646977469784697946980469814698246983469844698546986469874698846989469904699146992469934699446995469964699746998469994700047001470024700347004470054700647007470084700947010470114701247013470144701547016470174701847019470204702147022470234702447025470264702747028470294703047031470324703347034470354703647037470384703947040470414704247043470444704547046470474704847049470504705147052470534705447055470564705747058470594706047061470624706347064470654706647067470684706947070470714707247073470744707547076470774707847079470804708147082470834708447085470864708747088470894709047091470924709347094470954709647097470984709947100471014710247103471044710547106471074710847109471104711147112471134711447115471164711747118471194712047121471224712347124471254712647127471284712947130471314713247133471344713547136471374713847139471404714147142471434714447145471464714747148471494715047151471524715347154471554715647157471584715947160471614716247163471644716547166471674716847169471704717147172471734717447175471764717747178471794718047181471824718347184471854718647187471884718947190471914719247193471944719547196471974719847199472004720147202472034720447205472064720747208472094721047211472124721347214472154721647217472184721947220472214722247223472244722547226472274722847229472304723147232472334723447235472364723747238472394724047241472424724347244472454724647247472484724947250472514725247253472544725547256472574725847259472604726147262472634726447265472664726747268472694727047271472724727347274472754727647277472784727947280472814728247283472844728547286472874728847289472904729147292472934729447295472964729747298472994730047301473024730347304473054730647307473084730947310473114731247313473144731547316473174731847319473204732147322473234732447325473264732747328473294733047331473324733347334473354733647337473384733947340473414734247343473444734547346473474734847349473504735147352473534735447355473564735747358473594736047361473624736347364473654736647367473684736947370473714737247373473744737547376473774737847379473804738147382473834738447385473864738747388473894739047391473924739347394473954739647397473984739947400474014740247403474044740547406474074740847409474104741147412474134741447415474164741747418474194742047421474224742347424474254742647427474284742947430474314743247433474344743547436474374743847439474404744147442474434744447445474464744747448474494745047451474524745347454474554745647457474584745947460474614746247463474644746547466474674746847469474704747147472474734747447475474764747747478474794748047481474824748347484474854748647487474884748947490474914749247493474944749547496474974749847499475004750147502475034750447505475064750747508475094751047511475124751347514475154751647517475184751947520475214752247523475244752547526475274752847529475304753147532475334753447535475364753747538475394754047541475424754347544475454754647547475484754947550475514755247553475544755547556475574755847559475604756147562475634756447565475664756747568475694757047571475724757347574475754757647577475784757947580475814758247583475844758547586475874758847589475904759147592475934759447595475964759747598475994760047601476024760347604476054760647607476084760947610476114761247613476144761547616476174761847619476204762147622476234762447625476264762747628476294763047631476324763347634476354763647637476384763947640476414764247643476444764547646476474764847649476504765147652476534765447655476564765747658476594766047661476624766347664476654766647667476684766947670476714767247673476744767547676476774767847679476804768147682476834768447685476864768747688476894769047691476924769347694476954769647697476984769947700477014770247703477044770547706477074770847709477104771147712477134771447715477164771747718477194772047721477224772347724477254772647727477284772947730477314773247733477344773547736477374773847739477404774147742477434774447745477464774747748477494775047751477524775347754477554775647757477584775947760477614776247763477644776547766477674776847769477704777147772477734777447775477764777747778477794778047781477824778347784477854778647787477884778947790477914779247793477944779547796477974779847799478004780147802478034780447805478064780747808478094781047811478124781347814478154781647817478184781947820478214782247823478244782547826478274782847829478304783147832478334783447835478364783747838478394784047841478424784347844478454784647847478484784947850478514785247853478544785547856478574785847859478604786147862478634786447865478664786747868478694787047871478724787347874478754787647877478784787947880478814788247883478844788547886478874788847889478904789147892478934789447895478964789747898478994790047901479024790347904479054790647907479084790947910479114791247913479144791547916479174791847919479204792147922479234792447925479264792747928479294793047931479324793347934479354793647937479384793947940479414794247943479444794547946479474794847949479504795147952479534795447955479564795747958479594796047961479624796347964479654796647967479684796947970479714797247973479744797547976479774797847979479804798147982479834798447985479864798747988479894799047991479924799347994479954799647997479984799948000480014800248003480044800548006480074800848009480104801148012480134801448015480164801748018480194802048021480224802348024480254802648027480284802948030480314803248033480344803548036480374803848039480404804148042480434804448045480464804748048480494805048051480524805348054480554805648057480584805948060480614806248063480644806548066480674806848069480704807148072480734807448075480764807748078480794808048081480824808348084480854808648087480884808948090480914809248093480944809548096480974809848099481004810148102481034810448105481064810748108481094811048111481124811348114481154811648117481184811948120481214812248123481244812548126481274812848129481304813148132481334813448135481364813748138481394814048141481424814348144481454814648147481484814948150481514815248153481544815548156481574815848159481604816148162481634816448165481664816748168481694817048171481724817348174481754817648177481784817948180481814818248183481844818548186481874818848189481904819148192481934819448195481964819748198481994820048201482024820348204482054820648207482084820948210482114821248213482144821548216482174821848219482204822148222482234822448225482264822748228482294823048231482324823348234482354823648237482384823948240482414824248243482444824548246482474824848249482504825148252482534825448255482564825748258482594826048261482624826348264482654826648267482684826948270482714827248273482744827548276482774827848279482804828148282482834828448285482864828748288482894829048291482924829348294482954829648297482984829948300483014830248303483044830548306483074830848309483104831148312483134831448315483164831748318483194832048321483224832348324483254832648327483284832948330483314833248333483344833548336483374833848339483404834148342483434834448345483464834748348483494835048351483524835348354483554835648357483584835948360483614836248363483644836548366483674836848369483704837148372483734837448375483764837748378483794838048381483824838348384483854838648387483884838948390483914839248393483944839548396483974839848399484004840148402484034840448405484064840748408484094841048411484124841348414484154841648417484184841948420484214842248423484244842548426484274842848429484304843148432484334843448435484364843748438484394844048441484424844348444484454844648447484484844948450484514845248453484544845548456484574845848459484604846148462484634846448465484664846748468484694847048471484724847348474484754847648477484784847948480484814848248483484844848548486484874848848489484904849148492484934849448495484964849748498484994850048501485024850348504485054850648507485084850948510485114851248513485144851548516485174851848519485204852148522485234852448525485264852748528485294853048531485324853348534485354853648537485384853948540485414854248543485444854548546485474854848549485504855148552485534855448555485564855748558485594856048561485624856348564485654856648567485684856948570485714857248573485744857548576485774857848579485804858148582485834858448585485864858748588485894859048591485924859348594485954859648597485984859948600486014860248603486044860548606486074860848609486104861148612486134861448615486164861748618486194862048621486224862348624486254862648627486284862948630486314863248633486344863548636486374863848639486404864148642486434864448645486464864748648486494865048651486524865348654486554865648657486584865948660486614866248663486644866548666486674866848669486704867148672486734867448675486764867748678486794868048681486824868348684486854868648687486884868948690486914869248693486944869548696486974869848699487004870148702487034870448705487064870748708487094871048711487124871348714487154871648717487184871948720487214872248723487244872548726487274872848729487304873148732487334873448735487364873748738487394874048741487424874348744487454874648747487484874948750487514875248753487544875548756487574875848759487604876148762487634876448765487664876748768487694877048771487724877348774487754877648777487784877948780487814878248783487844878548786487874878848789487904879148792487934879448795487964879748798487994880048801488024880348804488054880648807488084880948810488114881248813488144881548816488174881848819488204882148822488234882448825488264882748828488294883048831488324883348834488354883648837488384883948840488414884248843488444884548846488474884848849488504885148852488534885448855488564885748858488594886048861488624886348864488654886648867488684886948870488714887248873488744887548876488774887848879488804888148882488834888448885488864888748888488894889048891488924889348894488954889648897488984889948900489014890248903489044890548906489074890848909489104891148912489134891448915489164891748918489194892048921489224892348924489254892648927489284892948930489314893248933489344893548936489374893848939489404894148942489434894448945489464894748948489494895048951489524895348954489554895648957489584895948960489614896248963489644896548966489674896848969489704897148972489734897448975489764897748978489794898048981489824898348984489854898648987489884898948990489914899248993489944899548996489974899848999490004900149002490034900449005490064900749008490094901049011490124901349014490154901649017490184901949020490214902249023490244902549026490274902849029490304903149032490334903449035490364903749038490394904049041490424904349044490454904649047490484904949050490514905249053490544905549056490574905849059490604906149062490634906449065490664906749068490694907049071490724907349074490754907649077490784907949080490814908249083490844908549086490874908849089490904909149092490934909449095490964909749098490994910049101491024910349104491054910649107491084910949110491114911249113491144911549116491174911849119491204912149122491234912449125491264912749128491294913049131491324913349134491354913649137491384913949140491414914249143491444914549146491474914849149491504915149152491534915449155491564915749158491594916049161491624916349164491654916649167491684916949170491714917249173491744917549176491774917849179491804918149182491834918449185491864918749188491894919049191491924919349194491954919649197491984919949200492014920249203492044920549206492074920849209492104921149212492134921449215492164921749218492194922049221492224922349224492254922649227492284922949230492314923249233492344923549236492374923849239492404924149242492434924449245492464924749248492494925049251492524925349254492554925649257492584925949260492614926249263492644926549266492674926849269492704927149272492734927449275492764927749278492794928049281492824928349284492854928649287492884928949290492914929249293492944929549296492974929849299493004930149302493034930449305493064930749308493094931049311493124931349314493154931649317493184931949320493214932249323493244932549326493274932849329493304933149332493334933449335493364933749338493394934049341493424934349344493454934649347493484934949350493514935249353493544935549356493574935849359493604936149362493634936449365493664936749368493694937049371493724937349374493754937649377493784937949380493814938249383493844938549386493874938849389493904939149392493934939449395493964939749398493994940049401494024940349404494054940649407494084940949410494114941249413494144941549416494174941849419494204942149422494234942449425494264942749428494294943049431494324943349434494354943649437494384943949440494414944249443494444944549446494474944849449494504945149452494534945449455494564945749458494594946049461494624946349464494654946649467494684946949470494714947249473494744947549476494774947849479494804948149482494834948449485494864948749488494894949049491494924949349494494954949649497494984949949500495014950249503495044950549506495074950849509495104951149512495134951449515495164951749518495194952049521495224952349524495254952649527495284952949530495314953249533495344953549536495374953849539495404954149542495434954449545495464954749548495494955049551495524955349554495554955649557495584955949560495614956249563495644956549566495674956849569495704957149572495734957449575495764957749578495794958049581495824958349584495854958649587495884958949590495914959249593495944959549596495974959849599496004960149602496034960449605496064960749608496094961049611496124961349614496154961649617496184961949620496214962249623496244962549626496274962849629496304963149632496334963449635496364963749638496394964049641496424964349644496454964649647496484964949650496514965249653496544965549656496574965849659496604966149662496634966449665496664966749668496694967049671496724967349674496754967649677496784967949680496814968249683496844968549686496874968849689496904969149692496934969449695496964969749698496994970049701497024970349704497054970649707497084970949710497114971249713497144971549716497174971849719497204972149722497234972449725497264972749728497294973049731497324973349734497354973649737497384973949740497414974249743497444974549746497474974849749497504975149752497534975449755497564975749758497594976049761497624976349764497654976649767497684976949770497714977249773497744977549776497774977849779497804978149782497834978449785497864978749788497894979049791497924979349794497954979649797497984979949800498014980249803498044980549806498074980849809498104981149812498134981449815498164981749818498194982049821498224982349824498254982649827498284982949830498314983249833498344983549836498374983849839498404984149842498434984449845498464984749848498494985049851498524985349854498554985649857498584985949860498614986249863498644986549866498674986849869498704987149872498734987449875498764987749878498794988049881498824988349884498854988649887498884988949890498914989249893498944989549896498974989849899499004990149902499034990449905499064990749908499094991049911499124991349914499154991649917499184991949920499214992249923499244992549926499274992849929499304993149932499334993449935499364993749938499394994049941499424994349944499454994649947499484994949950499514995249953499544995549956499574995849959499604996149962499634996449965499664996749968499694997049971499724997349974499754997649977499784997949980499814998249983499844998549986499874998849989499904999149992499934999449995499964999749998499995000050001500025000350004500055000650007500085000950010500115001250013500145001550016500175001850019500205002150022500235002450025500265002750028500295003050031500325003350034500355003650037500385003950040500415004250043500445004550046500475004850049500505005150052500535005450055500565005750058500595006050061500625006350064500655006650067500685006950070500715007250073500745007550076500775007850079500805008150082500835008450085500865008750088500895009050091500925009350094500955009650097500985009950100501015010250103501045010550106501075010850109501105011150112501135011450115501165011750118501195012050121501225012350124501255012650127501285012950130501315013250133501345013550136501375013850139501405014150142501435014450145501465014750148501495015050151501525015350154501555015650157501585015950160501615016250163501645016550166501675016850169501705017150172501735017450175501765017750178501795018050181501825018350184501855018650187501885018950190501915019250193501945019550196501975019850199502005020150202502035020450205502065020750208502095021050211502125021350214502155021650217502185021950220502215022250223502245022550226502275022850229502305023150232502335023450235502365023750238502395024050241502425024350244502455024650247502485024950250502515025250253502545025550256502575025850259502605026150262502635026450265502665026750268502695027050271502725027350274502755027650277502785027950280502815028250283502845028550286502875028850289502905029150292502935029450295502965029750298502995030050301503025030350304503055030650307503085030950310503115031250313503145031550316503175031850319503205032150322503235032450325503265032750328503295033050331503325033350334503355033650337503385033950340503415034250343503445034550346503475034850349503505035150352503535035450355503565035750358503595036050361503625036350364503655036650367503685036950370503715037250373503745037550376503775037850379503805038150382503835038450385503865038750388503895039050391503925039350394503955039650397503985039950400504015040250403504045040550406504075040850409504105041150412504135041450415504165041750418504195042050421504225042350424504255042650427504285042950430504315043250433504345043550436504375043850439504405044150442504435044450445504465044750448504495045050451504525045350454504555045650457504585045950460504615046250463504645046550466504675046850469504705047150472504735047450475504765047750478504795048050481504825048350484504855048650487504885048950490504915049250493504945049550496504975049850499505005050150502505035050450505505065050750508505095051050511505125051350514505155051650517505185051950520505215052250523505245052550526505275052850529505305053150532505335053450535505365053750538505395054050541505425054350544505455054650547505485054950550505515055250553505545055550556505575055850559505605056150562505635056450565505665056750568505695057050571505725057350574505755057650577505785057950580505815058250583505845058550586505875058850589505905059150592505935059450595505965059750598505995060050601506025060350604506055060650607506085060950610506115061250613506145061550616506175061850619506205062150622506235062450625506265062750628506295063050631506325063350634506355063650637506385063950640506415064250643506445064550646506475064850649506505065150652506535065450655506565065750658506595066050661506625066350664506655066650667506685066950670506715067250673506745067550676506775067850679506805068150682506835068450685506865068750688506895069050691506925069350694506955069650697506985069950700507015070250703507045070550706507075070850709507105071150712507135071450715507165071750718507195072050721507225072350724507255072650727507285072950730507315073250733507345073550736507375073850739507405074150742507435074450745507465074750748507495075050751507525075350754507555075650757507585075950760507615076250763507645076550766507675076850769507705077150772507735077450775507765077750778507795078050781507825078350784507855078650787507885078950790507915079250793507945079550796507975079850799508005080150802508035080450805508065080750808508095081050811508125081350814508155081650817508185081950820508215082250823508245082550826508275082850829508305083150832508335083450835508365083750838508395084050841508425084350844508455084650847508485084950850508515085250853508545085550856508575085850859508605086150862508635086450865508665086750868508695087050871508725087350874508755087650877508785087950880508815088250883508845088550886508875088850889508905089150892508935089450895508965089750898508995090050901509025090350904509055090650907509085090950910509115091250913509145091550916509175091850919509205092150922509235092450925509265092750928509295093050931509325093350934509355093650937509385093950940509415094250943509445094550946509475094850949509505095150952509535095450955509565095750958509595096050961509625096350964509655096650967509685096950970509715097250973509745097550976509775097850979509805098150982509835098450985509865098750988509895099050991509925099350994509955099650997509985099951000510015100251003510045100551006510075100851009510105101151012510135101451015510165101751018510195102051021510225102351024510255102651027510285102951030510315103251033510345103551036510375103851039510405104151042510435104451045510465104751048510495105051051510525105351054510555105651057510585105951060510615106251063510645106551066510675106851069510705107151072510735107451075510765107751078510795108051081510825108351084510855108651087510885108951090510915109251093510945109551096510975109851099511005110151102511035110451105511065110751108511095111051111511125111351114511155111651117511185111951120511215112251123511245112551126511275112851129511305113151132511335113451135511365113751138511395114051141511425114351144511455114651147511485114951150511515115251153511545115551156511575115851159511605116151162511635116451165511665116751168511695117051171511725117351174511755117651177511785117951180511815118251183511845118551186511875118851189511905119151192511935119451195511965119751198511995120051201512025120351204512055120651207512085120951210512115121251213512145121551216512175121851219512205122151222512235122451225512265122751228512295123051231512325123351234512355123651237512385123951240512415124251243512445124551246512475124851249512505125151252512535125451255512565125751258512595126051261512625126351264512655126651267512685126951270512715127251273512745127551276512775127851279512805128151282512835128451285512865128751288512895129051291512925129351294512955129651297512985129951300513015130251303513045130551306513075130851309513105131151312513135131451315513165131751318513195132051321513225132351324513255132651327513285132951330513315133251333513345133551336513375133851339513405134151342513435134451345513465134751348513495135051351513525135351354513555135651357513585135951360513615136251363513645136551366513675136851369513705137151372513735137451375513765137751378513795138051381513825138351384513855138651387513885138951390513915139251393513945139551396513975139851399514005140151402514035140451405514065140751408514095141051411514125141351414514155141651417514185141951420514215142251423514245142551426514275142851429514305143151432514335143451435514365143751438514395144051441514425144351444514455144651447514485144951450514515145251453514545145551456514575145851459514605146151462514635146451465514665146751468514695147051471514725147351474514755147651477514785147951480514815148251483514845148551486514875148851489514905149151492514935149451495514965149751498514995150051501515025150351504515055150651507515085150951510515115151251513515145151551516515175151851519515205152151522515235152451525515265152751528515295153051531515325153351534515355153651537515385153951540515415154251543515445154551546515475154851549515505155151552515535155451555515565155751558515595156051561515625156351564515655156651567515685156951570515715157251573515745157551576515775157851579515805158151582515835158451585515865158751588515895159051591515925159351594515955159651597515985159951600516015160251603516045160551606516075160851609516105161151612516135161451615516165161751618516195162051621516225162351624516255162651627516285162951630516315163251633516345163551636516375163851639516405164151642516435164451645516465164751648516495165051651516525165351654516555165651657516585165951660516615166251663516645166551666516675166851669516705167151672516735167451675516765167751678516795168051681516825168351684516855168651687516885168951690516915169251693516945169551696516975169851699517005170151702517035170451705517065170751708517095171051711517125171351714517155171651717517185171951720517215172251723517245172551726517275172851729517305173151732517335173451735517365173751738517395174051741517425174351744517455174651747517485174951750517515175251753517545175551756517575175851759517605176151762517635176451765517665176751768517695177051771517725177351774517755177651777517785177951780517815178251783517845178551786517875178851789517905179151792517935179451795517965179751798517995180051801518025180351804518055180651807518085180951810518115181251813518145181551816518175181851819518205182151822518235182451825518265182751828518295183051831518325183351834518355183651837518385183951840518415184251843518445184551846518475184851849518505185151852518535185451855518565185751858518595186051861518625186351864518655186651867518685186951870518715187251873518745187551876518775187851879518805188151882518835188451885518865188751888518895189051891518925189351894518955189651897518985189951900519015190251903519045190551906519075190851909519105191151912519135191451915519165191751918519195192051921519225192351924519255192651927519285192951930519315193251933519345193551936519375193851939519405194151942519435194451945519465194751948519495195051951519525195351954519555195651957519585195951960519615196251963519645196551966519675196851969519705197151972519735197451975519765197751978519795198051981519825198351984519855198651987519885198951990519915199251993519945199551996519975199851999520005200152002520035200452005520065200752008520095201052011520125201352014520155201652017520185201952020520215202252023520245202552026520275202852029520305203152032520335203452035520365203752038520395204052041520425204352044520455204652047520485204952050520515205252053520545205552056520575205852059520605206152062520635206452065520665206752068520695207052071520725207352074520755207652077520785207952080520815208252083520845208552086520875208852089520905209152092520935209452095520965209752098520995210052101521025210352104521055210652107521085210952110521115211252113521145211552116521175211852119521205212152122521235212452125521265212752128521295213052131521325213352134521355213652137521385213952140521415214252143521445214552146521475214852149521505215152152521535215452155521565215752158521595216052161521625216352164521655216652167521685216952170521715217252173521745217552176521775217852179521805218152182521835218452185521865218752188521895219052191521925219352194521955219652197521985219952200522015220252203522045220552206522075220852209522105221152212522135221452215522165221752218522195222052221522225222352224522255222652227522285222952230522315223252233522345223552236522375223852239522405224152242522435224452245522465224752248522495225052251522525225352254522555225652257522585225952260522615226252263522645226552266522675226852269522705227152272522735227452275522765227752278522795228052281522825228352284522855228652287522885228952290522915229252293522945229552296522975229852299523005230152302523035230452305523065230752308523095231052311523125231352314523155231652317523185231952320523215232252323523245232552326523275232852329523305233152332523335233452335523365233752338523395234052341523425234352344523455234652347523485234952350523515235252353523545235552356523575235852359523605236152362523635236452365523665236752368523695237052371523725237352374523755237652377523785237952380523815238252383523845238552386523875238852389523905239152392523935239452395523965239752398523995240052401524025240352404524055240652407524085240952410524115241252413524145241552416524175241852419524205242152422524235242452425524265242752428524295243052431524325243352434524355243652437524385243952440524415244252443524445244552446524475244852449524505245152452524535245452455524565245752458524595246052461524625246352464524655246652467524685246952470524715247252473524745247552476524775247852479524805248152482524835248452485524865248752488524895249052491524925249352494524955249652497524985249952500525015250252503525045250552506525075250852509525105251152512525135251452515525165251752518525195252052521525225252352524525255252652527525285252952530525315253252533525345253552536525375253852539525405254152542525435254452545525465254752548525495255052551525525255352554525555255652557525585255952560525615256252563525645256552566525675256852569525705257152572525735257452575525765257752578525795258052581525825258352584525855258652587525885258952590525915259252593525945259552596525975259852599526005260152602526035260452605526065260752608526095261052611526125261352614526155261652617526185261952620526215262252623526245262552626526275262852629526305263152632526335263452635526365263752638526395264052641526425264352644526455264652647526485264952650526515265252653526545265552656526575265852659526605266152662526635266452665526665266752668526695267052671526725267352674526755267652677526785267952680526815268252683526845268552686526875268852689526905269152692526935269452695526965269752698526995270052701527025270352704527055270652707527085270952710527115271252713527145271552716527175271852719527205272152722527235272452725527265272752728527295273052731527325273352734527355273652737527385273952740527415274252743527445274552746527475274852749527505275152752527535275452755527565275752758527595276052761527625276352764527655276652767527685276952770527715277252773527745277552776527775277852779527805278152782527835278452785527865278752788527895279052791527925279352794527955279652797527985279952800528015280252803528045280552806528075280852809528105281152812528135281452815528165281752818528195282052821528225282352824528255282652827528285282952830528315283252833528345283552836528375283852839528405284152842528435284452845528465284752848528495285052851528525285352854528555285652857528585285952860528615286252863528645286552866528675286852869528705287152872528735287452875528765287752878528795288052881528825288352884528855288652887528885288952890528915289252893528945289552896528975289852899529005290152902529035290452905529065290752908529095291052911529125291352914529155291652917529185291952920529215292252923529245292552926529275292852929529305293152932529335293452935529365293752938529395294052941529425294352944529455294652947529485294952950529515295252953529545295552956529575295852959529605296152962529635296452965529665296752968529695297052971529725297352974529755297652977529785297952980529815298252983529845298552986529875298852989529905299152992529935299452995529965299752998529995300053001530025300353004530055300653007530085300953010530115301253013530145301553016530175301853019530205302153022530235302453025530265302753028530295303053031530325303353034530355303653037530385303953040530415304253043530445304553046530475304853049530505305153052530535305453055530565305753058530595306053061530625306353064530655306653067530685306953070530715307253073530745307553076530775307853079530805308153082530835308453085530865308753088530895309053091530925309353094530955309653097530985309953100531015310253103531045310553106531075310853109531105311153112531135311453115531165311753118531195312053121531225312353124531255312653127531285312953130531315313253133531345313553136531375313853139531405314153142531435314453145531465314753148531495315053151531525315353154531555315653157531585315953160531615316253163531645316553166531675316853169531705317153172531735317453175531765317753178531795318053181531825318353184531855318653187531885318953190531915319253193531945319553196531975319853199532005320153202532035320453205532065320753208532095321053211532125321353214532155321653217532185321953220532215322253223532245322553226532275322853229532305323153232532335323453235532365323753238532395324053241532425324353244532455324653247532485324953250532515325253253532545325553256532575325853259532605326153262532635326453265532665326753268532695327053271532725327353274532755327653277532785327953280532815328253283532845328553286532875328853289532905329153292532935329453295532965329753298532995330053301533025330353304533055330653307533085330953310533115331253313533145331553316533175331853319533205332153322533235332453325533265332753328533295333053331533325333353334533355333653337533385333953340533415334253343533445334553346533475334853349533505335153352533535335453355533565335753358533595336053361533625336353364533655336653367533685336953370533715337253373533745337553376533775337853379533805338153382533835338453385533865338753388533895339053391533925339353394533955339653397533985339953400534015340253403534045340553406534075340853409534105341153412534135341453415534165341753418534195342053421534225342353424534255342653427534285342953430534315343253433534345343553436534375343853439534405344153442534435344453445534465344753448534495345053451534525345353454534555345653457534585345953460534615346253463534645346553466534675346853469534705347153472534735347453475534765347753478534795348053481534825348353484534855348653487534885348953490534915349253493534945349553496534975349853499535005350153502535035350453505535065350753508535095351053511535125351353514535155351653517535185351953520535215352253523535245352553526535275352853529535305353153532535335353453535535365353753538535395354053541535425354353544535455354653547535485354953550535515355253553535545355553556535575355853559535605356153562535635356453565535665356753568535695357053571535725357353574535755357653577535785357953580535815358253583535845358553586535875358853589535905359153592535935359453595535965359753598535995360053601536025360353604536055360653607536085360953610536115361253613536145361553616536175361853619536205362153622536235362453625536265362753628536295363053631536325363353634536355363653637536385363953640536415364253643536445364553646536475364853649536505365153652536535365453655536565365753658536595366053661536625366353664536655366653667536685366953670536715367253673536745367553676536775367853679536805368153682536835368453685536865368753688536895369053691536925369353694536955369653697536985369953700537015370253703537045370553706537075370853709537105371153712537135371453715537165371753718537195372053721537225372353724537255372653727537285372953730537315373253733537345373553736537375373853739537405374153742537435374453745537465374753748537495375053751537525375353754537555375653757537585375953760537615376253763537645376553766537675376853769537705377153772537735377453775537765377753778537795378053781537825378353784537855378653787537885378953790537915379253793537945379553796537975379853799538005380153802538035380453805538065380753808538095381053811538125381353814538155381653817538185381953820538215382253823538245382553826538275382853829538305383153832538335383453835538365383753838538395384053841538425384353844538455384653847538485384953850538515385253853538545385553856538575385853859538605386153862538635386453865538665386753868538695387053871538725387353874538755387653877538785387953880538815388253883538845388553886538875388853889538905389153892538935389453895538965389753898538995390053901539025390353904539055390653907539085390953910539115391253913539145391553916539175391853919539205392153922539235392453925539265392753928539295393053931539325393353934539355393653937539385393953940539415394253943539445394553946539475394853949539505395153952539535395453955539565395753958539595396053961539625396353964539655396653967539685396953970539715397253973539745397553976539775397853979539805398153982539835398453985539865398753988539895399053991539925399353994539955399653997539985399954000540015400254003540045400554006540075400854009540105401154012540135401454015540165401754018540195402054021540225402354024540255402654027540285402954030540315403254033540345403554036540375403854039540405404154042540435404454045540465404754048540495405054051540525405354054540555405654057540585405954060540615406254063540645406554066540675406854069540705407154072540735407454075540765407754078540795408054081540825408354084540855408654087540885408954090540915409254093540945409554096540975409854099541005410154102541035410454105541065410754108541095411054111541125411354114541155411654117541185411954120541215412254123541245412554126541275412854129541305413154132541335413454135541365413754138541395414054141541425414354144541455414654147541485414954150541515415254153541545415554156541575415854159541605416154162541635416454165541665416754168541695417054171541725417354174541755417654177541785417954180541815418254183541845418554186541875418854189541905419154192541935419454195541965419754198541995420054201542025420354204542055420654207542085420954210542115421254213542145421554216542175421854219542205422154222542235422454225542265422754228542295423054231542325423354234542355423654237542385423954240542415424254243542445424554246542475424854249542505425154252542535425454255542565425754258542595426054261542625426354264542655426654267542685426954270542715427254273542745427554276542775427854279542805428154282542835428454285542865428754288542895429054291542925429354294542955429654297542985429954300543015430254303543045430554306543075430854309543105431154312543135431454315543165431754318543195432054321543225432354324543255432654327543285432954330543315433254333543345433554336543375433854339543405434154342543435434454345543465434754348543495435054351543525435354354543555435654357543585435954360543615436254363543645436554366543675436854369543705437154372543735437454375543765437754378543795438054381543825438354384543855438654387543885438954390543915439254393543945439554396543975439854399544005440154402544035440454405544065440754408544095441054411544125441354414544155441654417544185441954420544215442254423544245442554426544275442854429544305443154432544335443454435544365443754438544395444054441544425444354444544455444654447544485444954450544515445254453544545445554456544575445854459544605446154462544635446454465544665446754468544695447054471544725447354474544755447654477544785447954480544815448254483544845448554486544875448854489544905449154492544935449454495544965449754498544995450054501545025450354504545055450654507545085450954510545115451254513545145451554516545175451854519545205452154522545235452454525545265452754528545295453054531545325453354534545355453654537545385453954540545415454254543545445454554546545475454854549545505455154552545535455454555545565455754558545595456054561545625456354564545655456654567545685456954570545715457254573545745457554576545775457854579545805458154582545835458454585545865458754588545895459054591545925459354594545955459654597545985459954600546015460254603546045460554606546075460854609546105461154612546135461454615546165461754618546195462054621546225462354624546255462654627546285462954630546315463254633546345463554636546375463854639546405464154642546435464454645546465464754648546495465054651546525465354654546555465654657546585465954660546615466254663546645466554666546675466854669546705467154672546735467454675546765467754678546795468054681546825468354684546855468654687546885468954690546915469254693546945469554696546975469854699547005470154702547035470454705547065470754708547095471054711547125471354714547155471654717547185471954720547215472254723547245472554726547275472854729547305473154732547335473454735547365473754738547395474054741547425474354744547455474654747547485474954750547515475254753547545475554756547575475854759547605476154762547635476454765547665476754768547695477054771547725477354774547755477654777547785477954780547815478254783547845478554786547875478854789547905479154792547935479454795547965479754798547995480054801548025480354804548055480654807548085480954810548115481254813548145481554816548175481854819548205482154822548235482454825548265482754828548295483054831548325483354834548355483654837548385483954840548415484254843548445484554846548475484854849548505485154852548535485454855548565485754858548595486054861548625486354864548655486654867548685486954870548715487254873548745487554876548775487854879548805488154882548835488454885548865488754888548895489054891548925489354894548955489654897548985489954900549015490254903549045490554906549075490854909549105491154912549135491454915549165491754918549195492054921549225492354924549255492654927549285492954930549315493254933549345493554936549375493854939549405494154942549435494454945549465494754948549495495054951549525495354954549555495654957549585495954960549615496254963549645496554966549675496854969549705497154972549735497454975549765497754978549795498054981549825498354984549855498654987549885498954990549915499254993549945499554996549975499854999550005500155002550035500455005550065500755008550095501055011550125501355014550155501655017550185501955020550215502255023550245502555026550275502855029550305503155032550335503455035550365503755038550395504055041550425504355044550455504655047550485504955050550515505255053550545505555056550575505855059550605506155062550635506455065550665506755068550695507055071550725507355074550755507655077550785507955080550815508255083550845508555086550875508855089550905509155092550935509455095550965509755098550995510055101551025510355104551055510655107551085510955110551115511255113551145511555116551175511855119551205512155122551235512455125551265512755128551295513055131551325513355134551355513655137551385513955140551415514255143551445514555146551475514855149551505515155152551535515455155551565515755158551595516055161551625516355164551655516655167551685516955170551715517255173551745517555176551775517855179551805518155182551835518455185551865518755188551895519055191551925519355194551955519655197551985519955200552015520255203552045520555206552075520855209552105521155212552135521455215552165521755218552195522055221552225522355224552255522655227552285522955230552315523255233552345523555236552375523855239552405524155242552435524455245552465524755248552495525055251552525525355254552555525655257552585525955260552615526255263552645526555266552675526855269552705527155272552735527455275552765527755278552795528055281552825528355284552855528655287552885528955290552915529255293552945529555296552975529855299553005530155302553035530455305553065530755308553095531055311553125531355314553155531655317553185531955320553215532255323553245532555326553275532855329553305533155332553335533455335553365533755338553395534055341553425534355344553455534655347553485534955350553515535255353553545535555356553575535855359553605536155362553635536455365553665536755368553695537055371553725537355374553755537655377553785537955380553815538255383553845538555386553875538855389553905539155392553935539455395553965539755398553995540055401554025540355404554055540655407554085540955410554115541255413554145541555416554175541855419554205542155422554235542455425554265542755428554295543055431554325543355434554355543655437554385543955440554415544255443554445544555446554475544855449554505545155452554535545455455554565545755458554595546055461554625546355464554655546655467554685546955470554715547255473554745547555476554775547855479554805548155482554835548455485554865548755488554895549055491554925549355494554955549655497554985549955500555015550255503555045550555506555075550855509555105551155512555135551455515555165551755518555195552055521555225552355524555255552655527555285552955530555315553255533555345553555536555375553855539555405554155542555435554455545555465554755548555495555055551555525555355554555555555655557555585555955560555615556255563555645556555566555675556855569555705557155572555735557455575555765557755578555795558055581555825558355584555855558655587555885558955590555915559255593555945559555596555975559855599556005560155602556035560455605556065560755608556095561055611556125561355614556155561655617556185561955620556215562255623556245562555626556275562855629556305563155632556335563455635556365563755638556395564055641556425564355644556455564655647556485564955650556515565255653556545565555656556575565855659556605566155662556635566455665556665566755668556695567055671556725567355674556755567655677556785567955680556815568255683556845568555686556875568855689556905569155692556935569455695556965569755698556995570055701557025570355704557055570655707557085570955710557115571255713557145571555716557175571855719557205572155722557235572455725557265572755728557295573055731557325573355734557355573655737557385573955740557415574255743557445574555746557475574855749557505575155752557535575455755557565575755758557595576055761557625576355764557655576655767557685576955770557715577255773557745577555776557775577855779557805578155782557835578455785557865578755788557895579055791557925579355794557955579655797557985579955800558015580255803558045580555806558075580855809558105581155812558135581455815558165581755818558195582055821558225582355824558255582655827558285582955830558315583255833558345583555836558375583855839558405584155842558435584455845558465584755848558495585055851558525585355854558555585655857558585585955860558615586255863558645586555866558675586855869558705587155872558735587455875558765587755878558795588055881558825588355884558855588655887558885588955890558915589255893558945589555896558975589855899559005590155902559035590455905559065590755908559095591055911559125591355914559155591655917559185591955920559215592255923559245592555926559275592855929559305593155932559335593455935559365593755938559395594055941559425594355944559455594655947559485594955950559515595255953559545595555956559575595855959559605596155962559635596455965559665596755968559695597055971559725597355974559755597655977559785597955980559815598255983559845598555986559875598855989559905599155992559935599455995559965599755998559995600056001560025600356004560055600656007560085600956010560115601256013560145601556016560175601856019560205602156022560235602456025560265602756028560295603056031560325603356034560355603656037560385603956040560415604256043560445604556046560475604856049560505605156052560535605456055560565605756058560595606056061560625606356064560655606656067560685606956070560715607256073560745607556076560775607856079560805608156082560835608456085560865608756088560895609056091560925609356094560955609656097560985609956100561015610256103561045610556106561075610856109561105611156112561135611456115561165611756118561195612056121561225612356124561255612656127561285612956130561315613256133561345613556136561375613856139561405614156142561435614456145561465614756148561495615056151561525615356154561555615656157561585615956160561615616256163561645616556166561675616856169561705617156172561735617456175561765617756178561795618056181561825618356184561855618656187561885618956190561915619256193561945619556196561975619856199562005620156202562035620456205562065620756208562095621056211562125621356214562155621656217562185621956220562215622256223562245622556226562275622856229562305623156232562335623456235562365623756238562395624056241562425624356244562455624656247562485624956250562515625256253562545625556256562575625856259562605626156262562635626456265562665626756268562695627056271562725627356274562755627656277562785627956280562815628256283562845628556286562875628856289562905629156292562935629456295562965629756298562995630056301563025630356304563055630656307563085630956310563115631256313563145631556316563175631856319563205632156322563235632456325563265632756328563295633056331563325633356334563355633656337563385633956340563415634256343563445634556346563475634856349563505635156352563535635456355563565635756358563595636056361563625636356364563655636656367563685636956370563715637256373563745637556376563775637856379563805638156382563835638456385563865638756388563895639056391563925639356394563955639656397563985639956400564015640256403564045640556406564075640856409564105641156412564135641456415564165641756418564195642056421564225642356424564255642656427564285642956430564315643256433564345643556436564375643856439564405644156442564435644456445564465644756448564495645056451564525645356454564555645656457564585645956460564615646256463564645646556466564675646856469564705647156472564735647456475564765647756478564795648056481564825648356484564855648656487564885648956490564915649256493564945649556496564975649856499565005650156502565035650456505565065650756508565095651056511565125651356514565155651656517565185651956520565215652256523565245652556526565275652856529565305653156532565335653456535565365653756538565395654056541565425654356544565455654656547565485654956550565515655256553565545655556556565575655856559565605656156562565635656456565565665656756568565695657056571565725657356574565755657656577565785657956580565815658256583565845658556586565875658856589565905659156592565935659456595565965659756598565995660056601566025660356604566055660656607566085660956610566115661256613566145661556616566175661856619566205662156622566235662456625566265662756628566295663056631566325663356634566355663656637566385663956640566415664256643566445664556646566475664856649566505665156652566535665456655566565665756658566595666056661566625666356664566655666656667566685666956670566715667256673566745667556676566775667856679566805668156682566835668456685566865668756688566895669056691566925669356694566955669656697566985669956700567015670256703567045670556706567075670856709567105671156712567135671456715567165671756718567195672056721567225672356724567255672656727567285672956730567315673256733567345673556736567375673856739567405674156742567435674456745567465674756748567495675056751567525675356754567555675656757567585675956760567615676256763567645676556766567675676856769567705677156772567735677456775567765677756778567795678056781567825678356784567855678656787567885678956790567915679256793567945679556796567975679856799568005680156802568035680456805568065680756808568095681056811568125681356814568155681656817568185681956820568215682256823568245682556826568275682856829568305683156832568335683456835568365683756838568395684056841568425684356844568455684656847568485684956850568515685256853568545685556856568575685856859568605686156862568635686456865568665686756868568695687056871568725687356874568755687656877568785687956880568815688256883568845688556886568875688856889568905689156892568935689456895568965689756898568995690056901569025690356904569055690656907569085690956910569115691256913569145691556916569175691856919569205692156922569235692456925569265692756928569295693056931569325693356934569355693656937569385693956940569415694256943569445694556946569475694856949569505695156952569535695456955569565695756958569595696056961569625696356964569655696656967569685696956970569715697256973569745697556976569775697856979569805698156982569835698456985569865698756988569895699056991569925699356994569955699656997569985699957000570015700257003570045700557006570075700857009570105701157012570135701457015570165701757018570195702057021570225702357024570255702657027570285702957030570315703257033570345703557036570375703857039570405704157042570435704457045570465704757048570495705057051570525705357054570555705657057570585705957060570615706257063570645706557066570675706857069570705707157072570735707457075570765707757078570795708057081570825708357084570855708657087570885708957090570915709257093570945709557096570975709857099571005710157102571035710457105571065710757108571095711057111571125711357114571155711657117571185711957120571215712257123571245712557126571275712857129571305713157132571335713457135571365713757138571395714057141571425714357144571455714657147571485714957150571515715257153571545715557156571575715857159571605716157162571635716457165571665716757168571695717057171571725717357174571755717657177571785717957180571815718257183571845718557186571875718857189571905719157192571935719457195571965719757198571995720057201572025720357204572055720657207572085720957210572115721257213572145721557216572175721857219572205722157222572235722457225572265722757228572295723057231572325723357234572355723657237572385723957240572415724257243572445724557246572475724857249572505725157252572535725457255572565725757258572595726057261572625726357264572655726657267572685726957270572715727257273572745727557276572775727857279572805728157282572835728457285572865728757288572895729057291572925729357294572955729657297572985729957300573015730257303573045730557306573075730857309573105731157312573135731457315573165731757318573195732057321573225732357324573255732657327573285732957330573315733257333573345733557336573375733857339573405734157342573435734457345573465734757348573495735057351573525735357354573555735657357573585735957360573615736257363573645736557366573675736857369573705737157372573735737457375573765737757378573795738057381573825738357384573855738657387573885738957390573915739257393573945739557396573975739857399574005740157402574035740457405574065740757408574095741057411574125741357414574155741657417574185741957420574215742257423574245742557426574275742857429574305743157432574335743457435574365743757438574395744057441574425744357444574455744657447574485744957450574515745257453574545745557456574575745857459574605746157462574635746457465574665746757468574695747057471574725747357474574755747657477574785747957480574815748257483574845748557486574875748857489574905749157492574935749457495574965749757498574995750057501575025750357504575055750657507575085750957510575115751257513575145751557516575175751857519575205752157522575235752457525575265752757528575295753057531575325753357534575355753657537575385753957540575415754257543575445754557546575475754857549575505755157552575535755457555575565755757558575595756057561575625756357564575655756657567575685756957570575715757257573575745757557576575775757857579575805758157582575835758457585575865758757588575895759057591575925759357594575955759657597575985759957600576015760257603576045760557606576075760857609576105761157612576135761457615576165761757618576195762057621576225762357624576255762657627576285762957630576315763257633576345763557636576375763857639576405764157642576435764457645576465764757648576495765057651576525765357654576555765657657576585765957660576615766257663576645766557666576675766857669576705767157672576735767457675576765767757678576795768057681576825768357684576855768657687576885768957690576915769257693576945769557696576975769857699577005770157702577035770457705577065770757708577095771057711577125771357714577155771657717577185771957720577215772257723577245772557726577275772857729577305773157732577335773457735577365773757738577395774057741577425774357744577455774657747577485774957750577515775257753577545775557756577575775857759577605776157762577635776457765577665776757768577695777057771577725777357774577755777657777577785777957780577815778257783577845778557786577875778857789577905779157792577935779457795577965779757798577995780057801578025780357804578055780657807578085780957810578115781257813578145781557816578175781857819578205782157822578235782457825578265782757828578295783057831578325783357834578355783657837578385783957840578415784257843578445784557846578475784857849578505785157852578535785457855578565785757858578595786057861578625786357864578655786657867578685786957870578715787257873578745787557876578775787857879578805788157882578835788457885578865788757888578895789057891578925789357894578955789657897578985789957900579015790257903579045790557906579075790857909579105791157912579135791457915579165791757918579195792057921579225792357924579255792657927579285792957930579315793257933579345793557936579375793857939579405794157942579435794457945579465794757948579495795057951579525795357954579555795657957579585795957960579615796257963579645796557966579675796857969579705797157972579735797457975579765797757978579795798057981579825798357984579855798657987579885798957990579915799257993579945799557996579975799857999580005800158002580035800458005580065800758008580095801058011580125801358014580155801658017580185801958020580215802258023580245802558026580275802858029580305803158032580335803458035580365803758038580395804058041580425804358044580455804658047580485804958050580515805258053580545805558056580575805858059580605806158062580635806458065580665806758068580695807058071580725807358074580755807658077580785807958080580815808258083580845808558086580875808858089580905809158092580935809458095580965809758098580995810058101581025810358104581055810658107581085810958110581115811258113581145811558116581175811858119581205812158122581235812458125581265812758128581295813058131581325813358134581355813658137581385813958140581415814258143581445814558146581475814858149581505815158152581535815458155581565815758158581595816058161581625816358164581655816658167581685816958170581715817258173581745817558176581775817858179581805818158182581835818458185581865818758188581895819058191581925819358194581955819658197581985819958200582015820258203582045820558206582075820858209582105821158212582135821458215582165821758218582195822058221582225822358224582255822658227582285822958230582315823258233582345823558236582375823858239582405824158242582435824458245582465824758248582495825058251582525825358254582555825658257582585825958260582615826258263582645826558266582675826858269582705827158272582735827458275582765827758278582795828058281582825828358284582855828658287582885828958290582915829258293582945829558296582975829858299583005830158302583035830458305583065830758308583095831058311583125831358314583155831658317583185831958320583215832258323583245832558326583275832858329583305833158332583335833458335583365833758338583395834058341583425834358344583455834658347583485834958350583515835258353583545835558356583575835858359583605836158362583635836458365583665836758368583695837058371583725837358374583755837658377583785837958380583815838258383583845838558386583875838858389583905839158392583935839458395583965839758398583995840058401584025840358404584055840658407584085840958410584115841258413584145841558416584175841858419584205842158422584235842458425584265842758428584295843058431584325843358434584355843658437584385843958440584415844258443584445844558446584475844858449584505845158452584535845458455584565845758458584595846058461584625846358464584655846658467584685846958470584715847258473584745847558476584775847858479584805848158482584835848458485584865848758488584895849058491584925849358494584955849658497584985849958500585015850258503585045850558506585075850858509585105851158512585135851458515585165851758518585195852058521585225852358524585255852658527585285852958530585315853258533585345853558536585375853858539585405854158542585435854458545585465854758548585495855058551585525855358554585555855658557585585855958560585615856258563585645856558566585675856858569585705857158572585735857458575585765857758578585795858058581585825858358584585855858658587585885858958590585915859258593585945859558596585975859858599586005860158602586035860458605586065860758608586095861058611586125861358614586155861658617586185861958620586215862258623586245862558626586275862858629586305863158632586335863458635586365863758638586395864058641586425864358644586455864658647586485864958650586515865258653586545865558656586575865858659586605866158662586635866458665586665866758668586695867058671586725867358674586755867658677586785867958680586815868258683586845868558686586875868858689586905869158692586935869458695586965869758698586995870058701587025870358704587055870658707587085870958710587115871258713587145871558716587175871858719587205872158722587235872458725587265872758728587295873058731587325873358734587355873658737587385873958740587415874258743587445874558746587475874858749587505875158752587535875458755587565875758758587595876058761587625876358764587655876658767587685876958770587715877258773587745877558776587775877858779587805878158782587835878458785587865878758788587895879058791587925879358794587955879658797587985879958800588015880258803588045880558806588075880858809588105881158812588135881458815588165881758818588195882058821588225882358824588255882658827588285882958830588315883258833588345883558836588375883858839588405884158842588435884458845588465884758848588495885058851588525885358854588555885658857588585885958860588615886258863588645886558866588675886858869588705887158872588735887458875588765887758878588795888058881588825888358884588855888658887588885888958890588915889258893588945889558896588975889858899589005890158902589035890458905589065890758908589095891058911589125891358914589155891658917589185891958920589215892258923589245892558926589275892858929589305893158932589335893458935589365893758938589395894058941589425894358944589455894658947589485894958950589515895258953589545895558956589575895858959589605896158962589635896458965589665896758968589695897058971589725897358974589755897658977589785897958980589815898258983589845898558986589875898858989589905899158992589935899458995589965899758998589995900059001590025900359004590055900659007590085900959010590115901259013590145901559016590175901859019590205902159022590235902459025590265902759028590295903059031590325903359034590355903659037590385903959040590415904259043590445904559046590475904859049590505905159052590535905459055590565905759058590595906059061590625906359064590655906659067590685906959070590715907259073590745907559076590775907859079590805908159082590835908459085590865908759088590895909059091590925909359094590955909659097590985909959100591015910259103591045910559106591075910859109591105911159112591135911459115591165911759118591195912059121591225912359124591255912659127591285912959130591315913259133591345913559136591375913859139591405914159142591435914459145591465914759148591495915059151591525915359154591555915659157591585915959160591615916259163591645916559166591675916859169591705917159172591735917459175591765917759178591795918059181591825918359184591855918659187591885918959190591915919259193591945919559196591975919859199592005920159202592035920459205592065920759208592095921059211592125921359214592155921659217592185921959220592215922259223592245922559226592275922859229592305923159232592335923459235592365923759238592395924059241592425924359244592455924659247592485924959250592515925259253592545925559256592575925859259592605926159262592635926459265592665926759268592695927059271592725927359274592755927659277592785927959280592815928259283592845928559286592875928859289592905929159292592935929459295592965929759298592995930059301593025930359304593055930659307593085930959310593115931259313593145931559316593175931859319593205932159322593235932459325593265932759328593295933059331593325933359334593355933659337593385933959340593415934259343593445934559346593475934859349593505935159352593535935459355593565935759358593595936059361593625936359364593655936659367593685936959370593715937259373593745937559376593775937859379593805938159382593835938459385593865938759388593895939059391593925939359394593955939659397593985939959400594015940259403594045940559406594075940859409594105941159412594135941459415594165941759418594195942059421594225942359424594255942659427594285942959430594315943259433594345943559436594375943859439594405944159442594435944459445594465944759448594495945059451594525945359454594555945659457594585945959460594615946259463594645946559466594675946859469594705947159472594735947459475594765947759478594795948059481594825948359484594855948659487594885948959490594915949259493594945949559496594975949859499595005950159502595035950459505595065950759508595095951059511595125951359514595155951659517595185951959520595215952259523595245952559526595275952859529595305953159532595335953459535595365953759538595395954059541595425954359544595455954659547595485954959550595515955259553595545955559556595575955859559595605956159562595635956459565595665956759568595695957059571595725957359574595755957659577595785957959580595815958259583595845958559586595875958859589595905959159592595935959459595595965959759598595995960059601596025960359604596055960659607596085960959610596115961259613596145961559616596175961859619596205962159622596235962459625596265962759628596295963059631596325963359634596355963659637596385963959640596415964259643596445964559646596475964859649596505965159652596535965459655596565965759658596595966059661596625966359664596655966659667596685966959670596715967259673596745967559676596775967859679596805968159682596835968459685596865968759688596895969059691596925969359694596955969659697596985969959700597015970259703597045970559706597075970859709597105971159712597135971459715597165971759718597195972059721597225972359724597255972659727597285972959730597315973259733597345973559736597375973859739597405974159742597435974459745597465974759748597495975059751597525975359754597555975659757597585975959760597615976259763597645976559766597675976859769597705977159772597735977459775597765977759778597795978059781597825978359784597855978659787597885978959790597915979259793597945979559796597975979859799598005980159802598035980459805598065980759808598095981059811598125981359814598155981659817598185981959820598215982259823598245982559826598275982859829598305983159832598335983459835598365983759838598395984059841598425984359844598455984659847598485984959850598515985259853598545985559856598575985859859598605986159862598635986459865598665986759868598695987059871598725987359874598755987659877598785987959880598815988259883598845988559886598875988859889598905989159892598935989459895598965989759898598995990059901599025990359904599055990659907599085990959910599115991259913599145991559916599175991859919599205992159922599235992459925599265992759928599295993059931599325993359934599355993659937599385993959940599415994259943599445994559946599475994859949599505995159952599535995459955599565995759958599595996059961599625996359964599655996659967599685996959970599715997259973599745997559976599775997859979599805998159982599835998459985599865998759988599895999059991599925999359994599955999659997599985999960000600016000260003600046000560006600076000860009600106001160012600136001460015600166001760018600196002060021600226002360024600256002660027600286002960030600316003260033600346003560036600376003860039600406004160042600436004460045600466004760048600496005060051600526005360054600556005660057600586005960060600616006260063600646006560066600676006860069600706007160072600736007460075600766007760078600796008060081600826008360084600856008660087600886008960090600916009260093600946009560096600976009860099601006010160102601036010460105601066010760108601096011060111601126011360114601156011660117601186011960120601216012260123601246012560126601276012860129601306013160132601336013460135601366013760138601396014060141601426014360144601456014660147601486014960150601516015260153601546015560156601576015860159601606016160162601636016460165601666016760168601696017060171601726017360174601756017660177601786017960180601816018260183601846018560186601876018860189601906019160192601936019460195601966019760198601996020060201602026020360204602056020660207602086020960210602116021260213602146021560216602176021860219602206022160222602236022460225602266022760228602296023060231602326023360234602356023660237602386023960240602416024260243602446024560246602476024860249602506025160252602536025460255602566025760258602596026060261602626026360264602656026660267602686026960270602716027260273602746027560276602776027860279602806028160282602836028460285602866028760288602896029060291602926029360294602956029660297602986029960300603016030260303603046030560306603076030860309603106031160312603136031460315603166031760318603196032060321603226032360324603256032660327603286032960330603316033260333603346033560336603376033860339603406034160342603436034460345603466034760348603496035060351603526035360354603556035660357603586035960360603616036260363603646036560366603676036860369603706037160372603736037460375603766037760378603796038060381603826038360384603856038660387603886038960390603916039260393603946039560396603976039860399604006040160402604036040460405604066040760408604096041060411604126041360414604156041660417604186041960420604216042260423604246042560426604276042860429604306043160432604336043460435604366043760438604396044060441604426044360444604456044660447604486044960450604516045260453604546045560456604576045860459604606046160462604636046460465604666046760468604696047060471604726047360474604756047660477604786047960480604816048260483604846048560486604876048860489604906049160492604936049460495604966049760498604996050060501605026050360504605056050660507605086050960510605116051260513605146051560516605176051860519605206052160522605236052460525605266052760528605296053060531605326053360534605356053660537605386053960540605416054260543605446054560546605476054860549605506055160552605536055460555605566055760558605596056060561605626056360564605656056660567605686056960570605716057260573605746057560576605776057860579605806058160582605836058460585605866058760588605896059060591605926059360594605956059660597605986059960600606016060260603606046060560606606076060860609606106061160612606136061460615606166061760618606196062060621606226062360624606256062660627606286062960630606316063260633606346063560636606376063860639606406064160642606436064460645606466064760648606496065060651606526065360654606556065660657606586065960660606616066260663606646066560666606676066860669606706067160672606736067460675606766067760678606796068060681606826068360684606856068660687606886068960690606916069260693606946069560696606976069860699607006070160702607036070460705607066070760708607096071060711607126071360714607156071660717607186071960720607216072260723607246072560726607276072860729607306073160732607336073460735607366073760738607396074060741607426074360744607456074660747607486074960750607516075260753607546075560756607576075860759607606076160762607636076460765607666076760768607696077060771607726077360774607756077660777607786077960780607816078260783607846078560786607876078860789607906079160792607936079460795607966079760798607996080060801608026080360804608056080660807608086080960810608116081260813608146081560816608176081860819608206082160822608236082460825608266082760828608296083060831608326083360834608356083660837608386083960840608416084260843608446084560846608476084860849608506085160852608536085460855608566085760858608596086060861608626086360864608656086660867608686086960870608716087260873608746087560876608776087860879608806088160882608836088460885608866088760888608896089060891608926089360894608956089660897608986089960900609016090260903609046090560906609076090860909609106091160912609136091460915609166091760918609196092060921609226092360924609256092660927609286092960930609316093260933609346093560936609376093860939609406094160942609436094460945609466094760948609496095060951609526095360954609556095660957609586095960960609616096260963609646096560966609676096860969609706097160972609736097460975609766097760978609796098060981609826098360984609856098660987609886098960990609916099260993609946099560996609976099860999610006100161002610036100461005610066100761008610096101061011610126101361014610156101661017610186101961020610216102261023610246102561026610276102861029610306103161032610336103461035610366103761038610396104061041610426104361044610456104661047610486104961050610516105261053610546105561056610576105861059610606106161062610636106461065610666106761068610696107061071610726107361074610756107661077610786107961080610816108261083610846108561086610876108861089610906109161092610936109461095610966109761098610996110061101611026110361104611056110661107611086110961110611116111261113611146111561116611176111861119611206112161122611236112461125611266112761128611296113061131611326113361134611356113661137611386113961140611416114261143611446114561146611476114861149611506115161152611536115461155611566115761158611596116061161611626116361164611656116661167611686116961170611716117261173611746117561176611776117861179611806118161182611836118461185611866118761188611896119061191611926119361194611956119661197611986119961200612016120261203612046120561206612076120861209612106121161212612136121461215612166121761218612196122061221612226122361224612256122661227612286122961230612316123261233612346123561236612376123861239612406124161242612436124461245612466124761248612496125061251612526125361254612556125661257612586125961260612616126261263612646126561266612676126861269612706127161272612736127461275612766127761278612796128061281612826128361284612856128661287612886128961290612916129261293612946129561296612976129861299613006130161302613036130461305613066130761308613096131061311613126131361314613156131661317613186131961320613216132261323613246132561326613276132861329613306133161332613336133461335613366133761338613396134061341613426134361344613456134661347613486134961350613516135261353613546135561356613576135861359613606136161362613636136461365613666136761368613696137061371613726137361374613756137661377613786137961380613816138261383613846138561386613876138861389613906139161392613936139461395613966139761398613996140061401614026140361404614056140661407614086140961410614116141261413614146141561416614176141861419614206142161422614236142461425614266142761428614296143061431614326143361434614356143661437614386143961440614416144261443614446144561446614476144861449614506145161452614536145461455614566145761458614596146061461614626146361464614656146661467614686146961470614716147261473614746147561476614776147861479614806148161482614836148461485614866148761488614896149061491614926149361494614956149661497614986149961500615016150261503615046150561506615076150861509615106151161512615136151461515615166151761518615196152061521615226152361524615256152661527615286152961530615316153261533615346153561536615376153861539615406154161542615436154461545615466154761548615496155061551615526155361554615556155661557615586155961560615616156261563615646156561566615676156861569615706157161572615736157461575615766157761578615796158061581615826158361584615856158661587615886158961590615916159261593615946159561596615976159861599616006160161602616036160461605616066160761608616096161061611616126161361614616156161661617616186161961620616216162261623616246162561626616276162861629616306163161632616336163461635616366163761638616396164061641616426164361644616456164661647616486164961650616516165261653616546165561656616576165861659616606166161662616636166461665616666166761668616696167061671616726167361674616756167661677616786167961680616816168261683616846168561686616876168861689616906169161692616936169461695616966169761698616996170061701617026170361704617056170661707617086170961710617116171261713617146171561716617176171861719617206172161722617236172461725617266172761728617296173061731617326173361734617356173661737617386173961740 |
- OZE_Sensor.elf: file format elf32-littlearm
- Sections:
- Idx Name Size VMA LMA File off Algn
- 0 .isr_vector 00000298 08000000 08000000 00001000 2**0
- CONTENTS, ALLOC, LOAD, READONLY, DATA
- 1 .text 000185c8 080002a0 080002a0 000012a0 2**4
- CONTENTS, ALLOC, LOAD, READONLY, CODE
- 2 .rodata 000001d4 08018868 08018868 00019868 2**2
- CONTENTS, ALLOC, LOAD, READONLY, DATA
- 3 .ARM 00000008 08018a3c 08018a3c 00019a3c 2**2
- CONTENTS, ALLOC, LOAD, READONLY, DATA
- 4 .init_array 00000004 08018a44 08018a44 00019a44 2**2
- CONTENTS, ALLOC, LOAD, READONLY, DATA
- 5 .fini_array 00000004 08018a48 08018a48 00019a48 2**2
- CONTENTS, ALLOC, LOAD, READONLY, DATA
- 6 .data 000000a4 24000000 08018a4c 0001a000 2**2
- CONTENTS, ALLOC, LOAD, DATA
- 7 .bss 00012d20 240000c0 08018af0 0001a0c0 2**5
- ALLOC
- 8 ._user_heap_stack 00000600 24012de0 08018af0 0001ade0 2**0
- ALLOC
- 9 .ARM.attributes 0000002e 00000000 00000000 0001a0a4 2**0
- CONTENTS, READONLY
- 10 .debug_info 00033c84 00000000 00000000 0001a0d2 2**0
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 11 .debug_abbrev 0000628c 00000000 00000000 0004dd56 2**0
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 12 .debug_aranges 000024d0 00000000 00000000 00053fe8 2**3
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 13 .debug_macro 0003f37d 00000000 00000000 000564b8 2**0
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 14 .debug_line 00030703 00000000 00000000 00095835 2**0
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 15 .debug_str 00187ded 00000000 00000000 000c5f38 2**0
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 16 .comment 00000043 00000000 00000000 0024dd25 2**0
- CONTENTS, READONLY
- 17 .debug_rnglists 00001c5b 00000000 00000000 0024dd68 2**0
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 18 .debug_frame 0000a2e4 00000000 00000000 0024f9c4 2**2
- CONTENTS, READONLY, DEBUGGING, OCTETS
- 19 .debug_line_str 00000066 00000000 00000000 00259ca8 2**0
- CONTENTS, READONLY, DEBUGGING, OCTETS
- Disassembly of section .text:
- 080002a0 <__do_global_dtors_aux>:
- 80002a0: b510 push {r4, lr}
- 80002a2: 4c05 ldr r4, [pc, #20] @ (80002b8 <__do_global_dtors_aux+0x18>)
- 80002a4: 7823 ldrb r3, [r4, #0]
- 80002a6: b933 cbnz r3, 80002b6 <__do_global_dtors_aux+0x16>
- 80002a8: 4b04 ldr r3, [pc, #16] @ (80002bc <__do_global_dtors_aux+0x1c>)
- 80002aa: b113 cbz r3, 80002b2 <__do_global_dtors_aux+0x12>
- 80002ac: 4804 ldr r0, [pc, #16] @ (80002c0 <__do_global_dtors_aux+0x20>)
- 80002ae: f3af 8000 nop.w
- 80002b2: 2301 movs r3, #1
- 80002b4: 7023 strb r3, [r4, #0]
- 80002b6: bd10 pop {r4, pc}
- 80002b8: 240000c0 .word 0x240000c0
- 80002bc: 00000000 .word 0x00000000
- 80002c0: 08018850 .word 0x08018850
- 080002c4 <frame_dummy>:
- 80002c4: b508 push {r3, lr}
- 80002c6: 4b03 ldr r3, [pc, #12] @ (80002d4 <frame_dummy+0x10>)
- 80002c8: b11b cbz r3, 80002d2 <frame_dummy+0xe>
- 80002ca: 4903 ldr r1, [pc, #12] @ (80002d8 <frame_dummy+0x14>)
- 80002cc: 4803 ldr r0, [pc, #12] @ (80002dc <frame_dummy+0x18>)
- 80002ce: f3af 8000 nop.w
- 80002d2: bd08 pop {r3, pc}
- 80002d4: 00000000 .word 0x00000000
- 80002d8: 240000c4 .word 0x240000c4
- 80002dc: 08018850 .word 0x08018850
- 080002e0 <memchr>:
- 80002e0: f001 01ff and.w r1, r1, #255 @ 0xff
- 80002e4: 2a10 cmp r2, #16
- 80002e6: db2b blt.n 8000340 <memchr+0x60>
- 80002e8: f010 0f07 tst.w r0, #7
- 80002ec: d008 beq.n 8000300 <memchr+0x20>
- 80002ee: f810 3b01 ldrb.w r3, [r0], #1
- 80002f2: 3a01 subs r2, #1
- 80002f4: 428b cmp r3, r1
- 80002f6: d02d beq.n 8000354 <memchr+0x74>
- 80002f8: f010 0f07 tst.w r0, #7
- 80002fc: b342 cbz r2, 8000350 <memchr+0x70>
- 80002fe: d1f6 bne.n 80002ee <memchr+0xe>
- 8000300: b4f0 push {r4, r5, r6, r7}
- 8000302: ea41 2101 orr.w r1, r1, r1, lsl #8
- 8000306: ea41 4101 orr.w r1, r1, r1, lsl #16
- 800030a: f022 0407 bic.w r4, r2, #7
- 800030e: f07f 0700 mvns.w r7, #0
- 8000312: 2300 movs r3, #0
- 8000314: e8f0 5602 ldrd r5, r6, [r0], #8
- 8000318: 3c08 subs r4, #8
- 800031a: ea85 0501 eor.w r5, r5, r1
- 800031e: ea86 0601 eor.w r6, r6, r1
- 8000322: fa85 f547 uadd8 r5, r5, r7
- 8000326: faa3 f587 sel r5, r3, r7
- 800032a: fa86 f647 uadd8 r6, r6, r7
- 800032e: faa5 f687 sel r6, r5, r7
- 8000332: b98e cbnz r6, 8000358 <memchr+0x78>
- 8000334: d1ee bne.n 8000314 <memchr+0x34>
- 8000336: bcf0 pop {r4, r5, r6, r7}
- 8000338: f001 01ff and.w r1, r1, #255 @ 0xff
- 800033c: f002 0207 and.w r2, r2, #7
- 8000340: b132 cbz r2, 8000350 <memchr+0x70>
- 8000342: f810 3b01 ldrb.w r3, [r0], #1
- 8000346: 3a01 subs r2, #1
- 8000348: ea83 0301 eor.w r3, r3, r1
- 800034c: b113 cbz r3, 8000354 <memchr+0x74>
- 800034e: d1f8 bne.n 8000342 <memchr+0x62>
- 8000350: 2000 movs r0, #0
- 8000352: 4770 bx lr
- 8000354: 3801 subs r0, #1
- 8000356: 4770 bx lr
- 8000358: 2d00 cmp r5, #0
- 800035a: bf06 itte eq
- 800035c: 4635 moveq r5, r6
- 800035e: 3803 subeq r0, #3
- 8000360: 3807 subne r0, #7
- 8000362: f015 0f01 tst.w r5, #1
- 8000366: d107 bne.n 8000378 <memchr+0x98>
- 8000368: 3001 adds r0, #1
- 800036a: f415 7f80 tst.w r5, #256 @ 0x100
- 800036e: bf02 ittt eq
- 8000370: 3001 addeq r0, #1
- 8000372: f415 3fc0 tsteq.w r5, #98304 @ 0x18000
- 8000376: 3001 addeq r0, #1
- 8000378: bcf0 pop {r4, r5, r6, r7}
- 800037a: 3801 subs r0, #1
- 800037c: 4770 bx lr
- 800037e: bf00 nop
- 08000380 <__aeabi_uldivmod>:
- 8000380: b953 cbnz r3, 8000398 <__aeabi_uldivmod+0x18>
- 8000382: b94a cbnz r2, 8000398 <__aeabi_uldivmod+0x18>
- 8000384: 2900 cmp r1, #0
- 8000386: bf08 it eq
- 8000388: 2800 cmpeq r0, #0
- 800038a: bf1c itt ne
- 800038c: f04f 31ff movne.w r1, #4294967295 @ 0xffffffff
- 8000390: f04f 30ff movne.w r0, #4294967295 @ 0xffffffff
- 8000394: f000 b96a b.w 800066c <__aeabi_idiv0>
- 8000398: f1ad 0c08 sub.w ip, sp, #8
- 800039c: e96d ce04 strd ip, lr, [sp, #-16]!
- 80003a0: f000 f806 bl 80003b0 <__udivmoddi4>
- 80003a4: f8dd e004 ldr.w lr, [sp, #4]
- 80003a8: e9dd 2302 ldrd r2, r3, [sp, #8]
- 80003ac: b004 add sp, #16
- 80003ae: 4770 bx lr
- 080003b0 <__udivmoddi4>:
- 80003b0: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
- 80003b4: 9d08 ldr r5, [sp, #32]
- 80003b6: 460c mov r4, r1
- 80003b8: 2b00 cmp r3, #0
- 80003ba: d14e bne.n 800045a <__udivmoddi4+0xaa>
- 80003bc: 4694 mov ip, r2
- 80003be: 458c cmp ip, r1
- 80003c0: 4686 mov lr, r0
- 80003c2: fab2 f282 clz r2, r2
- 80003c6: d962 bls.n 800048e <__udivmoddi4+0xde>
- 80003c8: b14a cbz r2, 80003de <__udivmoddi4+0x2e>
- 80003ca: f1c2 0320 rsb r3, r2, #32
- 80003ce: 4091 lsls r1, r2
- 80003d0: fa20 f303 lsr.w r3, r0, r3
- 80003d4: fa0c fc02 lsl.w ip, ip, r2
- 80003d8: 4319 orrs r1, r3
- 80003da: fa00 fe02 lsl.w lr, r0, r2
- 80003de: ea4f 471c mov.w r7, ip, lsr #16
- 80003e2: fa1f f68c uxth.w r6, ip
- 80003e6: fbb1 f4f7 udiv r4, r1, r7
- 80003ea: ea4f 431e mov.w r3, lr, lsr #16
- 80003ee: fb07 1114 mls r1, r7, r4, r1
- 80003f2: ea43 4301 orr.w r3, r3, r1, lsl #16
- 80003f6: fb04 f106 mul.w r1, r4, r6
- 80003fa: 4299 cmp r1, r3
- 80003fc: d90a bls.n 8000414 <__udivmoddi4+0x64>
- 80003fe: eb1c 0303 adds.w r3, ip, r3
- 8000402: f104 30ff add.w r0, r4, #4294967295 @ 0xffffffff
- 8000406: f080 8112 bcs.w 800062e <__udivmoddi4+0x27e>
- 800040a: 4299 cmp r1, r3
- 800040c: f240 810f bls.w 800062e <__udivmoddi4+0x27e>
- 8000410: 3c02 subs r4, #2
- 8000412: 4463 add r3, ip
- 8000414: 1a59 subs r1, r3, r1
- 8000416: fa1f f38e uxth.w r3, lr
- 800041a: fbb1 f0f7 udiv r0, r1, r7
- 800041e: fb07 1110 mls r1, r7, r0, r1
- 8000422: ea43 4301 orr.w r3, r3, r1, lsl #16
- 8000426: fb00 f606 mul.w r6, r0, r6
- 800042a: 429e cmp r6, r3
- 800042c: d90a bls.n 8000444 <__udivmoddi4+0x94>
- 800042e: eb1c 0303 adds.w r3, ip, r3
- 8000432: f100 31ff add.w r1, r0, #4294967295 @ 0xffffffff
- 8000436: f080 80fc bcs.w 8000632 <__udivmoddi4+0x282>
- 800043a: 429e cmp r6, r3
- 800043c: f240 80f9 bls.w 8000632 <__udivmoddi4+0x282>
- 8000440: 4463 add r3, ip
- 8000442: 3802 subs r0, #2
- 8000444: 1b9b subs r3, r3, r6
- 8000446: ea40 4004 orr.w r0, r0, r4, lsl #16
- 800044a: 2100 movs r1, #0
- 800044c: b11d cbz r5, 8000456 <__udivmoddi4+0xa6>
- 800044e: 40d3 lsrs r3, r2
- 8000450: 2200 movs r2, #0
- 8000452: e9c5 3200 strd r3, r2, [r5]
- 8000456: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
- 800045a: 428b cmp r3, r1
- 800045c: d905 bls.n 800046a <__udivmoddi4+0xba>
- 800045e: b10d cbz r5, 8000464 <__udivmoddi4+0xb4>
- 8000460: e9c5 0100 strd r0, r1, [r5]
- 8000464: 2100 movs r1, #0
- 8000466: 4608 mov r0, r1
- 8000468: e7f5 b.n 8000456 <__udivmoddi4+0xa6>
- 800046a: fab3 f183 clz r1, r3
- 800046e: 2900 cmp r1, #0
- 8000470: d146 bne.n 8000500 <__udivmoddi4+0x150>
- 8000472: 42a3 cmp r3, r4
- 8000474: d302 bcc.n 800047c <__udivmoddi4+0xcc>
- 8000476: 4290 cmp r0, r2
- 8000478: f0c0 80f0 bcc.w 800065c <__udivmoddi4+0x2ac>
- 800047c: 1a86 subs r6, r0, r2
- 800047e: eb64 0303 sbc.w r3, r4, r3
- 8000482: 2001 movs r0, #1
- 8000484: 2d00 cmp r5, #0
- 8000486: d0e6 beq.n 8000456 <__udivmoddi4+0xa6>
- 8000488: e9c5 6300 strd r6, r3, [r5]
- 800048c: e7e3 b.n 8000456 <__udivmoddi4+0xa6>
- 800048e: 2a00 cmp r2, #0
- 8000490: f040 8090 bne.w 80005b4 <__udivmoddi4+0x204>
- 8000494: eba1 040c sub.w r4, r1, ip
- 8000498: ea4f 481c mov.w r8, ip, lsr #16
- 800049c: fa1f f78c uxth.w r7, ip
- 80004a0: 2101 movs r1, #1
- 80004a2: fbb4 f6f8 udiv r6, r4, r8
- 80004a6: ea4f 431e mov.w r3, lr, lsr #16
- 80004aa: fb08 4416 mls r4, r8, r6, r4
- 80004ae: ea43 4304 orr.w r3, r3, r4, lsl #16
- 80004b2: fb07 f006 mul.w r0, r7, r6
- 80004b6: 4298 cmp r0, r3
- 80004b8: d908 bls.n 80004cc <__udivmoddi4+0x11c>
- 80004ba: eb1c 0303 adds.w r3, ip, r3
- 80004be: f106 34ff add.w r4, r6, #4294967295 @ 0xffffffff
- 80004c2: d202 bcs.n 80004ca <__udivmoddi4+0x11a>
- 80004c4: 4298 cmp r0, r3
- 80004c6: f200 80cd bhi.w 8000664 <__udivmoddi4+0x2b4>
- 80004ca: 4626 mov r6, r4
- 80004cc: 1a1c subs r4, r3, r0
- 80004ce: fa1f f38e uxth.w r3, lr
- 80004d2: fbb4 f0f8 udiv r0, r4, r8
- 80004d6: fb08 4410 mls r4, r8, r0, r4
- 80004da: ea43 4304 orr.w r3, r3, r4, lsl #16
- 80004de: fb00 f707 mul.w r7, r0, r7
- 80004e2: 429f cmp r7, r3
- 80004e4: d908 bls.n 80004f8 <__udivmoddi4+0x148>
- 80004e6: eb1c 0303 adds.w r3, ip, r3
- 80004ea: f100 34ff add.w r4, r0, #4294967295 @ 0xffffffff
- 80004ee: d202 bcs.n 80004f6 <__udivmoddi4+0x146>
- 80004f0: 429f cmp r7, r3
- 80004f2: f200 80b0 bhi.w 8000656 <__udivmoddi4+0x2a6>
- 80004f6: 4620 mov r0, r4
- 80004f8: 1bdb subs r3, r3, r7
- 80004fa: ea40 4006 orr.w r0, r0, r6, lsl #16
- 80004fe: e7a5 b.n 800044c <__udivmoddi4+0x9c>
- 8000500: f1c1 0620 rsb r6, r1, #32
- 8000504: 408b lsls r3, r1
- 8000506: fa22 f706 lsr.w r7, r2, r6
- 800050a: 431f orrs r7, r3
- 800050c: fa20 fc06 lsr.w ip, r0, r6
- 8000510: fa04 f301 lsl.w r3, r4, r1
- 8000514: ea43 030c orr.w r3, r3, ip
- 8000518: 40f4 lsrs r4, r6
- 800051a: fa00 f801 lsl.w r8, r0, r1
- 800051e: 0c38 lsrs r0, r7, #16
- 8000520: ea4f 4913 mov.w r9, r3, lsr #16
- 8000524: fbb4 fef0 udiv lr, r4, r0
- 8000528: fa1f fc87 uxth.w ip, r7
- 800052c: fb00 441e mls r4, r0, lr, r4
- 8000530: ea49 4404 orr.w r4, r9, r4, lsl #16
- 8000534: fb0e f90c mul.w r9, lr, ip
- 8000538: 45a1 cmp r9, r4
- 800053a: fa02 f201 lsl.w r2, r2, r1
- 800053e: d90a bls.n 8000556 <__udivmoddi4+0x1a6>
- 8000540: 193c adds r4, r7, r4
- 8000542: f10e 3aff add.w sl, lr, #4294967295 @ 0xffffffff
- 8000546: f080 8084 bcs.w 8000652 <__udivmoddi4+0x2a2>
- 800054a: 45a1 cmp r9, r4
- 800054c: f240 8081 bls.w 8000652 <__udivmoddi4+0x2a2>
- 8000550: f1ae 0e02 sub.w lr, lr, #2
- 8000554: 443c add r4, r7
- 8000556: eba4 0409 sub.w r4, r4, r9
- 800055a: fa1f f983 uxth.w r9, r3
- 800055e: fbb4 f3f0 udiv r3, r4, r0
- 8000562: fb00 4413 mls r4, r0, r3, r4
- 8000566: ea49 4404 orr.w r4, r9, r4, lsl #16
- 800056a: fb03 fc0c mul.w ip, r3, ip
- 800056e: 45a4 cmp ip, r4
- 8000570: d907 bls.n 8000582 <__udivmoddi4+0x1d2>
- 8000572: 193c adds r4, r7, r4
- 8000574: f103 30ff add.w r0, r3, #4294967295 @ 0xffffffff
- 8000578: d267 bcs.n 800064a <__udivmoddi4+0x29a>
- 800057a: 45a4 cmp ip, r4
- 800057c: d965 bls.n 800064a <__udivmoddi4+0x29a>
- 800057e: 3b02 subs r3, #2
- 8000580: 443c add r4, r7
- 8000582: ea43 400e orr.w r0, r3, lr, lsl #16
- 8000586: fba0 9302 umull r9, r3, r0, r2
- 800058a: eba4 040c sub.w r4, r4, ip
- 800058e: 429c cmp r4, r3
- 8000590: 46ce mov lr, r9
- 8000592: 469c mov ip, r3
- 8000594: d351 bcc.n 800063a <__udivmoddi4+0x28a>
- 8000596: d04e beq.n 8000636 <__udivmoddi4+0x286>
- 8000598: b155 cbz r5, 80005b0 <__udivmoddi4+0x200>
- 800059a: ebb8 030e subs.w r3, r8, lr
- 800059e: eb64 040c sbc.w r4, r4, ip
- 80005a2: fa04 f606 lsl.w r6, r4, r6
- 80005a6: 40cb lsrs r3, r1
- 80005a8: 431e orrs r6, r3
- 80005aa: 40cc lsrs r4, r1
- 80005ac: e9c5 6400 strd r6, r4, [r5]
- 80005b0: 2100 movs r1, #0
- 80005b2: e750 b.n 8000456 <__udivmoddi4+0xa6>
- 80005b4: f1c2 0320 rsb r3, r2, #32
- 80005b8: fa20 f103 lsr.w r1, r0, r3
- 80005bc: fa0c fc02 lsl.w ip, ip, r2
- 80005c0: fa24 f303 lsr.w r3, r4, r3
- 80005c4: 4094 lsls r4, r2
- 80005c6: 430c orrs r4, r1
- 80005c8: ea4f 481c mov.w r8, ip, lsr #16
- 80005cc: fa00 fe02 lsl.w lr, r0, r2
- 80005d0: fa1f f78c uxth.w r7, ip
- 80005d4: fbb3 f0f8 udiv r0, r3, r8
- 80005d8: fb08 3110 mls r1, r8, r0, r3
- 80005dc: 0c23 lsrs r3, r4, #16
- 80005de: ea43 4301 orr.w r3, r3, r1, lsl #16
- 80005e2: fb00 f107 mul.w r1, r0, r7
- 80005e6: 4299 cmp r1, r3
- 80005e8: d908 bls.n 80005fc <__udivmoddi4+0x24c>
- 80005ea: eb1c 0303 adds.w r3, ip, r3
- 80005ee: f100 36ff add.w r6, r0, #4294967295 @ 0xffffffff
- 80005f2: d22c bcs.n 800064e <__udivmoddi4+0x29e>
- 80005f4: 4299 cmp r1, r3
- 80005f6: d92a bls.n 800064e <__udivmoddi4+0x29e>
- 80005f8: 3802 subs r0, #2
- 80005fa: 4463 add r3, ip
- 80005fc: 1a5b subs r3, r3, r1
- 80005fe: b2a4 uxth r4, r4
- 8000600: fbb3 f1f8 udiv r1, r3, r8
- 8000604: fb08 3311 mls r3, r8, r1, r3
- 8000608: ea44 4403 orr.w r4, r4, r3, lsl #16
- 800060c: fb01 f307 mul.w r3, r1, r7
- 8000610: 42a3 cmp r3, r4
- 8000612: d908 bls.n 8000626 <__udivmoddi4+0x276>
- 8000614: eb1c 0404 adds.w r4, ip, r4
- 8000618: f101 36ff add.w r6, r1, #4294967295 @ 0xffffffff
- 800061c: d213 bcs.n 8000646 <__udivmoddi4+0x296>
- 800061e: 42a3 cmp r3, r4
- 8000620: d911 bls.n 8000646 <__udivmoddi4+0x296>
- 8000622: 3902 subs r1, #2
- 8000624: 4464 add r4, ip
- 8000626: 1ae4 subs r4, r4, r3
- 8000628: ea41 4100 orr.w r1, r1, r0, lsl #16
- 800062c: e739 b.n 80004a2 <__udivmoddi4+0xf2>
- 800062e: 4604 mov r4, r0
- 8000630: e6f0 b.n 8000414 <__udivmoddi4+0x64>
- 8000632: 4608 mov r0, r1
- 8000634: e706 b.n 8000444 <__udivmoddi4+0x94>
- 8000636: 45c8 cmp r8, r9
- 8000638: d2ae bcs.n 8000598 <__udivmoddi4+0x1e8>
- 800063a: ebb9 0e02 subs.w lr, r9, r2
- 800063e: eb63 0c07 sbc.w ip, r3, r7
- 8000642: 3801 subs r0, #1
- 8000644: e7a8 b.n 8000598 <__udivmoddi4+0x1e8>
- 8000646: 4631 mov r1, r6
- 8000648: e7ed b.n 8000626 <__udivmoddi4+0x276>
- 800064a: 4603 mov r3, r0
- 800064c: e799 b.n 8000582 <__udivmoddi4+0x1d2>
- 800064e: 4630 mov r0, r6
- 8000650: e7d4 b.n 80005fc <__udivmoddi4+0x24c>
- 8000652: 46d6 mov lr, sl
- 8000654: e77f b.n 8000556 <__udivmoddi4+0x1a6>
- 8000656: 4463 add r3, ip
- 8000658: 3802 subs r0, #2
- 800065a: e74d b.n 80004f8 <__udivmoddi4+0x148>
- 800065c: 4606 mov r6, r0
- 800065e: 4623 mov r3, r4
- 8000660: 4608 mov r0, r1
- 8000662: e70f b.n 8000484 <__udivmoddi4+0xd4>
- 8000664: 3e02 subs r6, #2
- 8000666: 4463 add r3, ip
- 8000668: e730 b.n 80004cc <__udivmoddi4+0x11c>
- 800066a: bf00 nop
- 0800066c <__aeabi_idiv0>:
- 800066c: 4770 bx lr
- 800066e: bf00 nop
- 08000670 <vApplicationStackOverflowHook>:
- /* Hook prototypes */
- void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
- /* USER CODE BEGIN 4 */
- void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
- {
- 8000670: b480 push {r7}
- 8000672: b083 sub sp, #12
- 8000674: af00 add r7, sp, #0
- 8000676: 6078 str r0, [r7, #4]
- 8000678: 6039 str r1, [r7, #0]
- /* Run time stack overflow checking is performed if
- configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
- called if a stack overflow is detected. */
- }
- 800067a: bf00 nop
- 800067c: 370c adds r7, #12
- 800067e: 46bd mov sp, r7
- 8000680: f85d 7b04 ldr.w r7, [sp], #4
- 8000684: 4770 bx lr
- ...
- 08000688 <__io_putchar>:
- /* USER CODE END PFP */
- /* Private user code ---------------------------------------------------------*/
- /* USER CODE BEGIN 0 */
- int __io_putchar(int ch)
- {
- 8000688: b580 push {r7, lr}
- 800068a: b082 sub sp, #8
- 800068c: af00 add r7, sp, #0
- 800068e: 6078 str r0, [r7, #4]
- #if UART_TASK_LOGS
- HAL_UART_Transmit(&huart8, (uint8_t *)&ch, 1, 0xFFFF); // Use UART8 as debug interface
- 8000690: 1d39 adds r1, r7, #4
- 8000692: f64f 73ff movw r3, #65535 @ 0xffff
- 8000696: 2201 movs r2, #1
- 8000698: 4803 ldr r0, [pc, #12] @ (80006a8 <__io_putchar+0x20>)
- 800069a: f010 f961 bl 8010960 <HAL_UART_Transmit>
- // ITM_SendChar(ch); // Use SWV as debug interface
- #endif
- return ch;
- 800069e: 687b ldr r3, [r7, #4]
- }
- 80006a0: 4618 mov r0, r3
- 80006a2: 3708 adds r7, #8
- 80006a4: 46bd mov sp, r7
- 80006a6: bd80 pop {r7, pc}
- 80006a8: 2400057c .word 0x2400057c
- 080006ac <HAL_GPIO_EXTI_Callback>:
- void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
- {
- 80006ac: b580 push {r7, lr}
- 80006ae: b084 sub sp, #16
- 80006b0: af00 add r7, sp, #0
- 80006b2: 4603 mov r3, r0
- 80006b4: 80fb strh r3, [r7, #6]
- LimiterSwitchData limiterSwitchData = { 0 };
- 80006b6: 2300 movs r3, #0
- 80006b8: 60fb str r3, [r7, #12]
- limiterSwitchData.gpioPin = GPIO_Pin;
- 80006ba: 88fb ldrh r3, [r7, #6]
- 80006bc: 81bb strh r3, [r7, #12]
- limiterSwitchData.pinState = HAL_GPIO_ReadPin(GPIOD, GPIO_Pin);
- 80006be: 88fb ldrh r3, [r7, #6]
- 80006c0: 4619 mov r1, r3
- 80006c2: 4808 ldr r0, [pc, #32] @ (80006e4 <HAL_GPIO_EXTI_Callback+0x38>)
- 80006c4: f00a fa12 bl 800aaec <HAL_GPIO_ReadPin>
- 80006c8: 4603 mov r3, r0
- 80006ca: 73bb strb r3, [r7, #14]
- osMessageQueuePut(limiterSwitchDataQueue, &limiterSwitchData, 0, 0);
- 80006cc: 4b06 ldr r3, [pc, #24] @ (80006e8 <HAL_GPIO_EXTI_Callback+0x3c>)
- 80006ce: 6818 ldr r0, [r3, #0]
- 80006d0: f107 010c add.w r1, r7, #12
- 80006d4: 2300 movs r3, #0
- 80006d6: 2200 movs r2, #0
- 80006d8: f013 faf8 bl 8013ccc <osMessageQueuePut>
- }
- 80006dc: bf00 nop
- 80006de: 3710 adds r7, #16
- 80006e0: 46bd mov sp, r7
- 80006e2: bd80 pop {r7, pc}
- 80006e4: 58020c00 .word 0x58020c00
- 80006e8: 240007d4 .word 0x240007d4
- 080006ec <main>:
- /**
- * @brief The application entry point.
- * @retval int
- */
- int main(void)
- {
- 80006ec: b580 push {r7, lr}
- 80006ee: b084 sub sp, #16
- 80006f0: af00 add r7, sp, #0
- /* USER CODE BEGIN 1 */
- /* USER CODE END 1 */
- /* MPU Configuration--------------------------------------------------------*/
- MPU_Config();
- 80006f2: f001 fadd bl 8001cb0 <MPU_Config>
- \details Turns on I-Cache
- */
- __STATIC_FORCEINLINE void SCB_EnableICache (void)
- {
- #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
- if (SCB->CCR & SCB_CCR_IC_Msk) return; /* return if ICache is already enabled */
- 80006f6: 4b5e ldr r3, [pc, #376] @ (8000870 <main+0x184>)
- 80006f8: 695b ldr r3, [r3, #20]
- 80006fa: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 80006fe: 2b00 cmp r3, #0
- 8000700: d11b bne.n 800073a <main+0x4e>
- \details Acts as a special kind of Data Memory Barrier.
- It completes when all explicit memory accesses before this instruction complete.
- */
- __STATIC_FORCEINLINE void __DSB(void)
- {
- __ASM volatile ("dsb 0xF":::"memory");
- 8000702: f3bf 8f4f dsb sy
- }
- 8000706: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 8000708: f3bf 8f6f isb sy
- }
- 800070c: bf00 nop
- __DSB();
- __ISB();
- SCB->ICIALLU = 0UL; /* invalidate I-Cache */
- 800070e: 4b58 ldr r3, [pc, #352] @ (8000870 <main+0x184>)
- 8000710: 2200 movs r2, #0
- 8000712: f8c3 2250 str.w r2, [r3, #592] @ 0x250
- __ASM volatile ("dsb 0xF":::"memory");
- 8000716: f3bf 8f4f dsb sy
- }
- 800071a: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 800071c: f3bf 8f6f isb sy
- }
- 8000720: bf00 nop
- __DSB();
- __ISB();
- SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */
- 8000722: 4b53 ldr r3, [pc, #332] @ (8000870 <main+0x184>)
- 8000724: 695b ldr r3, [r3, #20]
- 8000726: 4a52 ldr r2, [pc, #328] @ (8000870 <main+0x184>)
- 8000728: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800072c: 6153 str r3, [r2, #20]
- __ASM volatile ("dsb 0xF":::"memory");
- 800072e: f3bf 8f4f dsb sy
- }
- 8000732: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 8000734: f3bf 8f6f isb sy
- }
- 8000738: e000 b.n 800073c <main+0x50>
- if (SCB->CCR & SCB_CCR_IC_Msk) return; /* return if ICache is already enabled */
- 800073a: bf00 nop
- #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
- uint32_t ccsidr;
- uint32_t sets;
- uint32_t ways;
- if (SCB->CCR & SCB_CCR_DC_Msk) return; /* return if DCache is already enabled */
- 800073c: 4b4c ldr r3, [pc, #304] @ (8000870 <main+0x184>)
- 800073e: 695b ldr r3, [r3, #20]
- 8000740: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 8000744: 2b00 cmp r3, #0
- 8000746: d138 bne.n 80007ba <main+0xce>
- SCB->CSSELR = 0U; /* select Level 1 data cache */
- 8000748: 4b49 ldr r3, [pc, #292] @ (8000870 <main+0x184>)
- 800074a: 2200 movs r2, #0
- 800074c: f8c3 2084 str.w r2, [r3, #132] @ 0x84
- __ASM volatile ("dsb 0xF":::"memory");
- 8000750: f3bf 8f4f dsb sy
- }
- 8000754: bf00 nop
- __DSB();
- ccsidr = SCB->CCSIDR;
- 8000756: 4b46 ldr r3, [pc, #280] @ (8000870 <main+0x184>)
- 8000758: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 800075c: 60fb str r3, [r7, #12]
- /* invalidate D-Cache */
- sets = (uint32_t)(CCSIDR_SETS(ccsidr));
- 800075e: 68fb ldr r3, [r7, #12]
- 8000760: 0b5b lsrs r3, r3, #13
- 8000762: f3c3 030e ubfx r3, r3, #0, #15
- 8000766: 60bb str r3, [r7, #8]
- do {
- ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
- 8000768: 68fb ldr r3, [r7, #12]
- 800076a: 08db lsrs r3, r3, #3
- 800076c: f3c3 0309 ubfx r3, r3, #0, #10
- 8000770: 607b str r3, [r7, #4]
- do {
- SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
- 8000772: 68bb ldr r3, [r7, #8]
- 8000774: 015a lsls r2, r3, #5
- 8000776: f643 73e0 movw r3, #16352 @ 0x3fe0
- 800077a: 4013 ands r3, r2
- ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) );
- 800077c: 687a ldr r2, [r7, #4]
- 800077e: 0792 lsls r2, r2, #30
- SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
- 8000780: 493b ldr r1, [pc, #236] @ (8000870 <main+0x184>)
- 8000782: 4313 orrs r3, r2
- 8000784: f8c1 3260 str.w r3, [r1, #608] @ 0x260
- #if defined ( __CC_ARM )
- __schedule_barrier();
- #endif
- } while (ways-- != 0U);
- 8000788: 687b ldr r3, [r7, #4]
- 800078a: 1e5a subs r2, r3, #1
- 800078c: 607a str r2, [r7, #4]
- 800078e: 2b00 cmp r3, #0
- 8000790: d1ef bne.n 8000772 <main+0x86>
- } while(sets-- != 0U);
- 8000792: 68bb ldr r3, [r7, #8]
- 8000794: 1e5a subs r2, r3, #1
- 8000796: 60ba str r2, [r7, #8]
- 8000798: 2b00 cmp r3, #0
- 800079a: d1e5 bne.n 8000768 <main+0x7c>
- __ASM volatile ("dsb 0xF":::"memory");
- 800079c: f3bf 8f4f dsb sy
- }
- 80007a0: bf00 nop
- __DSB();
- SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */
- 80007a2: 4b33 ldr r3, [pc, #204] @ (8000870 <main+0x184>)
- 80007a4: 695b ldr r3, [r3, #20]
- 80007a6: 4a32 ldr r2, [pc, #200] @ (8000870 <main+0x184>)
- 80007a8: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 80007ac: 6153 str r3, [r2, #20]
- __ASM volatile ("dsb 0xF":::"memory");
- 80007ae: f3bf 8f4f dsb sy
- }
- 80007b2: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 80007b4: f3bf 8f6f isb sy
- }
- 80007b8: e000 b.n 80007bc <main+0xd0>
- if (SCB->CCR & SCB_CCR_DC_Msk) return; /* return if DCache is already enabled */
- 80007ba: bf00 nop
- SCB_EnableDCache();
- /* MCU Configuration--------------------------------------------------------*/
- /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
- HAL_Init();
- 80007bc: f004 fdbe bl 800533c <HAL_Init>
- /* USER CODE BEGIN Init */
- /* USER CODE END Init */
- /* Configure the system clock */
- SystemClock_Config();
- 80007c0: f000 f876 bl 80008b0 <SystemClock_Config>
- /* Configure the peripherals common clocks */
- PeriphCommonClock_Config();
- 80007c4: f000 f8f0 bl 80009a8 <PeriphCommonClock_Config>
- /* USER CODE BEGIN SysInit */
- /* USER CODE END SysInit */
- /* Initialize all configured peripherals */
- MX_GPIO_Init();
- 80007c8: f000 ff06 bl 80015d8 <MX_GPIO_Init>
- MX_DMA_Init();
- 80007cc: f000 fed4 bl 8001578 <MX_DMA_Init>
- MX_RNG_Init();
- 80007d0: f000 fbdc bl 8000f8c <MX_RNG_Init>
- MX_USART1_UART_Init();
- 80007d4: f000 fe80 bl 80014d8 <MX_USART1_UART_Init>
- MX_ADC1_Init();
- 80007d8: f000 f916 bl 8000a08 <MX_ADC1_Init>
- MX_UART8_Init();
- 80007dc: f000 fe30 bl 8001440 <MX_UART8_Init>
- MX_CRC_Init();
- 80007e0: f000 fb6e bl 8000ec0 <MX_CRC_Init>
- MX_ADC2_Init();
- 80007e4: f000 f9fa bl 8000bdc <MX_ADC2_Init>
- MX_ADC3_Init();
- 80007e8: f000 fa8c bl 8000d04 <MX_ADC3_Init>
- MX_TIM2_Init();
- 80007ec: f000 fc80 bl 80010f0 <MX_TIM2_Init>
- MX_TIM1_Init();
- 80007f0: f000 fbe2 bl 8000fb8 <MX_TIM1_Init>
- MX_TIM3_Init();
- 80007f4: f000 fcfa bl 80011ec <MX_TIM3_Init>
- MX_DAC1_Init();
- 80007f8: f000 fb8c bl 8000f14 <MX_DAC1_Init>
- MX_COMP1_Init();
- 80007fc: f000 fb32 bl 8000e64 <MX_COMP1_Init>
- MX_TIM4_Init();
- 8000800: f000 fda0 bl 8001344 <MX_TIM4_Init>
- /* USER CODE BEGIN 2 */
- /* USER CODE END 2 */
- /* Init scheduler */
- osKernelInitialize();
- 8000804: f012 fef2 bl 80135ec <osKernelInitialize>
- /* add semaphores, ... */
- /* USER CODE END RTOS_SEMAPHORES */
- /* Create the timer(s) */
- /* creation of debugLedTimer */
- debugLedTimerHandle = osTimerNew(debugLedTimerCallback, osTimerOnce, NULL, &debugLedTimer_attributes);
- 8000808: 4b1a ldr r3, [pc, #104] @ (8000874 <main+0x188>)
- 800080a: 2200 movs r2, #0
- 800080c: 2100 movs r1, #0
- 800080e: 481a ldr r0, [pc, #104] @ (8000878 <main+0x18c>)
- 8000810: f012 fffa bl 8013808 <osTimerNew>
- 8000814: 4603 mov r3, r0
- 8000816: 4a19 ldr r2, [pc, #100] @ (800087c <main+0x190>)
- 8000818: 6013 str r3, [r2, #0]
- /* creation of fanTimer */
- fanTimerHandle = osTimerNew(fanTimerCallback, osTimerOnce, NULL, &fanTimer_attributes);
- 800081a: 4b19 ldr r3, [pc, #100] @ (8000880 <main+0x194>)
- 800081c: 2200 movs r2, #0
- 800081e: 2100 movs r1, #0
- 8000820: 4818 ldr r0, [pc, #96] @ (8000884 <main+0x198>)
- 8000822: f012 fff1 bl 8013808 <osTimerNew>
- 8000826: 4603 mov r3, r0
- 8000828: 4a17 ldr r2, [pc, #92] @ (8000888 <main+0x19c>)
- 800082a: 6013 str r3, [r2, #0]
- /* creation of motorXTimer */
- motorXTimerHandle = osTimerNew(motorXTimerCallback, osTimerPeriodic, NULL, &motorXTimer_attributes);
- 800082c: 4b17 ldr r3, [pc, #92] @ (800088c <main+0x1a0>)
- 800082e: 2200 movs r2, #0
- 8000830: 2101 movs r1, #1
- 8000832: 4817 ldr r0, [pc, #92] @ (8000890 <main+0x1a4>)
- 8000834: f012 ffe8 bl 8013808 <osTimerNew>
- 8000838: 4603 mov r3, r0
- 800083a: 4a16 ldr r2, [pc, #88] @ (8000894 <main+0x1a8>)
- 800083c: 6013 str r3, [r2, #0]
- /* creation of motorYTimer */
- motorYTimerHandle = osTimerNew(motorYTimerCallback, osTimerPeriodic, NULL, &motorYTimer_attributes);
- 800083e: 4b16 ldr r3, [pc, #88] @ (8000898 <main+0x1ac>)
- 8000840: 2200 movs r2, #0
- 8000842: 2101 movs r1, #1
- 8000844: 4815 ldr r0, [pc, #84] @ (800089c <main+0x1b0>)
- 8000846: f012 ffdf bl 8013808 <osTimerNew>
- 800084a: 4603 mov r3, r0
- 800084c: 4a14 ldr r2, [pc, #80] @ (80008a0 <main+0x1b4>)
- 800084e: 6013 str r3, [r2, #0]
- /* add queues, ... */
- /* USER CODE END RTOS_QUEUES */
- /* Create the thread(s) */
- /* creation of defaultTask */
- defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
- 8000850: 4a14 ldr r2, [pc, #80] @ (80008a4 <main+0x1b8>)
- 8000852: 2100 movs r1, #0
- 8000854: 4814 ldr r0, [pc, #80] @ (80008a8 <main+0x1bc>)
- 8000856: f012 ff13 bl 8013680 <osThreadNew>
- 800085a: 4603 mov r3, r0
- 800085c: 4a13 ldr r2, [pc, #76] @ (80008ac <main+0x1c0>)
- 800085e: 6013 str r3, [r2, #0]
- /* USER CODE BEGIN RTOS_THREADS */
- /* add threads, ... */
- // Uart8TasksInit();
- UartTasksInit();
- 8000860: f003 fcc8 bl 80041f4 <UartTasksInit>
- #ifdef USER_MOCKS
- MockMeasurmetsTaskInit();
- #else
- MeasTasksInit();
- 8000864: f001 fada bl 8001e1c <MeasTasksInit>
- /* USER CODE BEGIN RTOS_EVENTS */
- /* add events, ... */
- /* USER CODE END RTOS_EVENTS */
- /* Start scheduler */
- osKernelStart();
- 8000868: f012 fee4 bl 8013634 <osKernelStart>
- /* We should never get here as control is now taken by the scheduler */
- /* Infinite loop */
- /* USER CODE BEGIN WHILE */
- while (1)
- 800086c: bf00 nop
- 800086e: e7fd b.n 800086c <main+0x180>
- 8000870: e000ed00 .word 0xe000ed00
- 8000874: 08018988 .word 0x08018988
- 8000878: 08001c05 .word 0x08001c05
- 800087c: 240006a8 .word 0x240006a8
- 8000880: 08018998 .word 0x08018998
- 8000884: 08001c1d .word 0x08001c1d
- 8000888: 240006d8 .word 0x240006d8
- 800088c: 080189a8 .word 0x080189a8
- 8000890: 08001c39 .word 0x08001c39
- 8000894: 24000708 .word 0x24000708
- 8000898: 080189b8 .word 0x080189b8
- 800089c: 08001c75 .word 0x08001c75
- 80008a0: 24000738 .word 0x24000738
- 80008a4: 08018964 .word 0x08018964
- 80008a8: 08001a75 .word 0x08001a75
- 80008ac: 240006a4 .word 0x240006a4
- 080008b0 <SystemClock_Config>:
- /**
- * @brief System Clock Configuration
- * @retval None
- */
- void SystemClock_Config(void)
- {
- 80008b0: b580 push {r7, lr}
- 80008b2: b09c sub sp, #112 @ 0x70
- 80008b4: af00 add r7, sp, #0
- RCC_OscInitTypeDef RCC_OscInitStruct = {0};
- 80008b6: f107 0324 add.w r3, r7, #36 @ 0x24
- 80008ba: 224c movs r2, #76 @ 0x4c
- 80008bc: 2100 movs r1, #0
- 80008be: 4618 mov r0, r3
- 80008c0: f017 f949 bl 8017b56 <memset>
- RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
- 80008c4: 1d3b adds r3, r7, #4
- 80008c6: 2220 movs r2, #32
- 80008c8: 2100 movs r1, #0
- 80008ca: 4618 mov r0, r3
- 80008cc: f017 f943 bl 8017b56 <memset>
- /** Supply configuration update enable
- */
- HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
- 80008d0: 2002 movs r0, #2
- 80008d2: f00a f9fb bl 800accc <HAL_PWREx_ConfigSupply>
- /** Configure the main internal regulator output voltage
- */
- __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
- 80008d6: 2300 movs r3, #0
- 80008d8: 603b str r3, [r7, #0]
- 80008da: 4b31 ldr r3, [pc, #196] @ (80009a0 <SystemClock_Config+0xf0>)
- 80008dc: 6adb ldr r3, [r3, #44] @ 0x2c
- 80008de: 4a30 ldr r2, [pc, #192] @ (80009a0 <SystemClock_Config+0xf0>)
- 80008e0: f023 0301 bic.w r3, r3, #1
- 80008e4: 62d3 str r3, [r2, #44] @ 0x2c
- 80008e6: 4b2e ldr r3, [pc, #184] @ (80009a0 <SystemClock_Config+0xf0>)
- 80008e8: 6adb ldr r3, [r3, #44] @ 0x2c
- 80008ea: f003 0301 and.w r3, r3, #1
- 80008ee: 603b str r3, [r7, #0]
- 80008f0: 4b2c ldr r3, [pc, #176] @ (80009a4 <SystemClock_Config+0xf4>)
- 80008f2: 699b ldr r3, [r3, #24]
- 80008f4: 4a2b ldr r2, [pc, #172] @ (80009a4 <SystemClock_Config+0xf4>)
- 80008f6: f443 4340 orr.w r3, r3, #49152 @ 0xc000
- 80008fa: 6193 str r3, [r2, #24]
- 80008fc: 4b29 ldr r3, [pc, #164] @ (80009a4 <SystemClock_Config+0xf4>)
- 80008fe: 699b ldr r3, [r3, #24]
- 8000900: f403 4340 and.w r3, r3, #49152 @ 0xc000
- 8000904: 603b str r3, [r7, #0]
- 8000906: 683b ldr r3, [r7, #0]
- while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
- 8000908: bf00 nop
- 800090a: 4b26 ldr r3, [pc, #152] @ (80009a4 <SystemClock_Config+0xf4>)
- 800090c: 699b ldr r3, [r3, #24]
- 800090e: f403 5300 and.w r3, r3, #8192 @ 0x2000
- 8000912: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 8000916: d1f8 bne.n 800090a <SystemClock_Config+0x5a>
- /** Initializes the RCC Oscillators according to the specified parameters
- * in the RCC_OscInitTypeDef structure.
- */
- RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
- 8000918: 2321 movs r3, #33 @ 0x21
- 800091a: 627b str r3, [r7, #36] @ 0x24
- RCC_OscInitStruct.HSEState = RCC_HSE_ON;
- 800091c: f44f 3380 mov.w r3, #65536 @ 0x10000
- 8000920: 62bb str r3, [r7, #40] @ 0x28
- RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
- 8000922: 2301 movs r3, #1
- 8000924: 63fb str r3, [r7, #60] @ 0x3c
- RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
- 8000926: 2302 movs r3, #2
- 8000928: 64bb str r3, [r7, #72] @ 0x48
- RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
- 800092a: 2302 movs r3, #2
- 800092c: 64fb str r3, [r7, #76] @ 0x4c
- RCC_OscInitStruct.PLL.PLLM = 5;
- 800092e: 2305 movs r3, #5
- 8000930: 653b str r3, [r7, #80] @ 0x50
- RCC_OscInitStruct.PLL.PLLN = 160;
- 8000932: 23a0 movs r3, #160 @ 0xa0
- 8000934: 657b str r3, [r7, #84] @ 0x54
- RCC_OscInitStruct.PLL.PLLP = 2;
- 8000936: 2302 movs r3, #2
- 8000938: 65bb str r3, [r7, #88] @ 0x58
- RCC_OscInitStruct.PLL.PLLQ = 2;
- 800093a: 2302 movs r3, #2
- 800093c: 65fb str r3, [r7, #92] @ 0x5c
- RCC_OscInitStruct.PLL.PLLR = 2;
- 800093e: 2302 movs r3, #2
- 8000940: 663b str r3, [r7, #96] @ 0x60
- RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
- 8000942: 2308 movs r3, #8
- 8000944: 667b str r3, [r7, #100] @ 0x64
- RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
- 8000946: 2300 movs r3, #0
- 8000948: 66bb str r3, [r7, #104] @ 0x68
- RCC_OscInitStruct.PLL.PLLFRACN = 0;
- 800094a: 2300 movs r3, #0
- 800094c: 66fb str r3, [r7, #108] @ 0x6c
- if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
- 800094e: f107 0324 add.w r3, r7, #36 @ 0x24
- 8000952: 4618 mov r0, r3
- 8000954: f00a fa7a bl 800ae4c <HAL_RCC_OscConfig>
- 8000958: 4603 mov r3, r0
- 800095a: 2b00 cmp r3, #0
- 800095c: d001 beq.n 8000962 <SystemClock_Config+0xb2>
- {
- Error_Handler();
- 800095e: f001 fa57 bl 8001e10 <Error_Handler>
- }
- /** Initializes the CPU, AHB and APB buses clocks
- */
- RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
- 8000962: 233f movs r3, #63 @ 0x3f
- 8000964: 607b str r3, [r7, #4]
- |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
- |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
- RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
- 8000966: 2303 movs r3, #3
- 8000968: 60bb str r3, [r7, #8]
- RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
- 800096a: 2300 movs r3, #0
- 800096c: 60fb str r3, [r7, #12]
- RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
- 800096e: 2308 movs r3, #8
- 8000970: 613b str r3, [r7, #16]
- RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
- 8000972: 2340 movs r3, #64 @ 0x40
- 8000974: 617b str r3, [r7, #20]
- RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
- 8000976: 2340 movs r3, #64 @ 0x40
- 8000978: 61bb str r3, [r7, #24]
- RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
- 800097a: f44f 6380 mov.w r3, #1024 @ 0x400
- 800097e: 61fb str r3, [r7, #28]
- RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
- 8000980: 2340 movs r3, #64 @ 0x40
- 8000982: 623b str r3, [r7, #32]
- if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
- 8000984: 1d3b adds r3, r7, #4
- 8000986: 2102 movs r1, #2
- 8000988: 4618 mov r0, r3
- 800098a: f00a feb9 bl 800b700 <HAL_RCC_ClockConfig>
- 800098e: 4603 mov r3, r0
- 8000990: 2b00 cmp r3, #0
- 8000992: d001 beq.n 8000998 <SystemClock_Config+0xe8>
- {
- Error_Handler();
- 8000994: f001 fa3c bl 8001e10 <Error_Handler>
- }
- }
- 8000998: bf00 nop
- 800099a: 3770 adds r7, #112 @ 0x70
- 800099c: 46bd mov sp, r7
- 800099e: bd80 pop {r7, pc}
- 80009a0: 58000400 .word 0x58000400
- 80009a4: 58024800 .word 0x58024800
- 080009a8 <PeriphCommonClock_Config>:
- /**
- * @brief Peripherals Common Clock Configuration
- * @retval None
- */
- void PeriphCommonClock_Config(void)
- {
- 80009a8: b580 push {r7, lr}
- 80009aa: b0b0 sub sp, #192 @ 0xc0
- 80009ac: af00 add r7, sp, #0
- RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
- 80009ae: 463b mov r3, r7
- 80009b0: 22c0 movs r2, #192 @ 0xc0
- 80009b2: 2100 movs r1, #0
- 80009b4: 4618 mov r0, r3
- 80009b6: f017 f8ce bl 8017b56 <memset>
- /** Initializes the peripherals clock
- */
- PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
- 80009ba: f44f 2200 mov.w r2, #524288 @ 0x80000
- 80009be: f04f 0300 mov.w r3, #0
- 80009c2: e9c7 2300 strd r2, r3, [r7]
- PeriphClkInitStruct.PLL2.PLL2M = 5;
- 80009c6: 2305 movs r3, #5
- 80009c8: 60bb str r3, [r7, #8]
- PeriphClkInitStruct.PLL2.PLL2N = 52;
- 80009ca: 2334 movs r3, #52 @ 0x34
- 80009cc: 60fb str r3, [r7, #12]
- PeriphClkInitStruct.PLL2.PLL2P = 26;
- 80009ce: 231a movs r3, #26
- 80009d0: 613b str r3, [r7, #16]
- PeriphClkInitStruct.PLL2.PLL2Q = 2;
- 80009d2: 2302 movs r3, #2
- 80009d4: 617b str r3, [r7, #20]
- PeriphClkInitStruct.PLL2.PLL2R = 2;
- 80009d6: 2302 movs r3, #2
- 80009d8: 61bb str r3, [r7, #24]
- PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
- 80009da: 2380 movs r3, #128 @ 0x80
- 80009dc: 61fb str r3, [r7, #28]
- PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
- 80009de: 2300 movs r3, #0
- 80009e0: 623b str r3, [r7, #32]
- PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
- 80009e2: 2300 movs r3, #0
- 80009e4: 627b str r3, [r7, #36] @ 0x24
- PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
- 80009e6: 2300 movs r3, #0
- 80009e8: f8c7 30a4 str.w r3, [r7, #164] @ 0xa4
- if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
- 80009ec: 463b mov r3, r7
- 80009ee: 4618 mov r0, r3
- 80009f0: f00b fa54 bl 800be9c <HAL_RCCEx_PeriphCLKConfig>
- 80009f4: 4603 mov r3, r0
- 80009f6: 2b00 cmp r3, #0
- 80009f8: d001 beq.n 80009fe <PeriphCommonClock_Config+0x56>
- {
- Error_Handler();
- 80009fa: f001 fa09 bl 8001e10 <Error_Handler>
- }
- }
- 80009fe: bf00 nop
- 8000a00: 37c0 adds r7, #192 @ 0xc0
- 8000a02: 46bd mov sp, r7
- 8000a04: bd80 pop {r7, pc}
- ...
- 08000a08 <MX_ADC1_Init>:
- * @brief ADC1 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_ADC1_Init(void)
- {
- 8000a08: b580 push {r7, lr}
- 8000a0a: b08a sub sp, #40 @ 0x28
- 8000a0c: af00 add r7, sp, #0
- /* USER CODE BEGIN ADC1_Init 0 */
- /* USER CODE END ADC1_Init 0 */
- ADC_MultiModeTypeDef multimode = {0};
- 8000a0e: f107 031c add.w r3, r7, #28
- 8000a12: 2200 movs r2, #0
- 8000a14: 601a str r2, [r3, #0]
- 8000a16: 605a str r2, [r3, #4]
- 8000a18: 609a str r2, [r3, #8]
- ADC_ChannelConfTypeDef sConfig = {0};
- 8000a1a: 463b mov r3, r7
- 8000a1c: 2200 movs r2, #0
- 8000a1e: 601a str r2, [r3, #0]
- 8000a20: 605a str r2, [r3, #4]
- 8000a22: 609a str r2, [r3, #8]
- 8000a24: 60da str r2, [r3, #12]
- 8000a26: 611a str r2, [r3, #16]
- 8000a28: 615a str r2, [r3, #20]
- 8000a2a: 619a str r2, [r3, #24]
- /* USER CODE END ADC1_Init 1 */
- /** Common config
- */
- hadc1.Instance = ADC1;
- 8000a2c: 4b62 ldr r3, [pc, #392] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a2e: 4a63 ldr r2, [pc, #396] @ (8000bbc <MX_ADC1_Init+0x1b4>)
- 8000a30: 601a str r2, [r3, #0]
- hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
- 8000a32: 4b61 ldr r3, [pc, #388] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a34: 2200 movs r2, #0
- 8000a36: 605a str r2, [r3, #4]
- hadc1.Init.Resolution = ADC_RESOLUTION_16B;
- 8000a38: 4b5f ldr r3, [pc, #380] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a3a: 2200 movs r2, #0
- 8000a3c: 609a str r2, [r3, #8]
- hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
- 8000a3e: 4b5e ldr r3, [pc, #376] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a40: 2201 movs r2, #1
- 8000a42: 60da str r2, [r3, #12]
- hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
- 8000a44: 4b5c ldr r3, [pc, #368] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a46: 2208 movs r2, #8
- 8000a48: 611a str r2, [r3, #16]
- hadc1.Init.LowPowerAutoWait = DISABLE;
- 8000a4a: 4b5b ldr r3, [pc, #364] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a4c: 2200 movs r2, #0
- 8000a4e: 751a strb r2, [r3, #20]
- hadc1.Init.ContinuousConvMode = ENABLE;
- 8000a50: 4b59 ldr r3, [pc, #356] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a52: 2201 movs r2, #1
- 8000a54: 755a strb r2, [r3, #21]
- hadc1.Init.NbrOfConversion = 7;
- 8000a56: 4b58 ldr r3, [pc, #352] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a58: 2207 movs r2, #7
- 8000a5a: 619a str r2, [r3, #24]
- hadc1.Init.DiscontinuousConvMode = DISABLE;
- 8000a5c: 4b56 ldr r3, [pc, #344] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a5e: 2200 movs r2, #0
- 8000a60: 771a strb r2, [r3, #28]
- hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
- 8000a62: 4b55 ldr r3, [pc, #340] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a64: f44f 62ac mov.w r2, #1376 @ 0x560
- 8000a68: 625a str r2, [r3, #36] @ 0x24
- hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
- 8000a6a: 4b53 ldr r3, [pc, #332] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a6c: f44f 6280 mov.w r2, #1024 @ 0x400
- 8000a70: 629a str r2, [r3, #40] @ 0x28
- hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
- 8000a72: 4b51 ldr r3, [pc, #324] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a74: 2201 movs r2, #1
- 8000a76: 62da str r2, [r3, #44] @ 0x2c
- hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
- 8000a78: 4b4f ldr r3, [pc, #316] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a7a: 2200 movs r2, #0
- 8000a7c: 631a str r2, [r3, #48] @ 0x30
- hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
- 8000a7e: 4b4e ldr r3, [pc, #312] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a80: 2200 movs r2, #0
- 8000a82: 635a str r2, [r3, #52] @ 0x34
- hadc1.Init.OversamplingMode = DISABLE;
- 8000a84: 4b4c ldr r3, [pc, #304] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a86: 2200 movs r2, #0
- 8000a88: f883 2038 strb.w r2, [r3, #56] @ 0x38
- if (HAL_ADC_Init(&hadc1) != HAL_OK)
- 8000a8c: 484a ldr r0, [pc, #296] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000a8e: f004 ff05 bl 800589c <HAL_ADC_Init>
- 8000a92: 4603 mov r3, r0
- 8000a94: 2b00 cmp r3, #0
- 8000a96: d001 beq.n 8000a9c <MX_ADC1_Init+0x94>
- {
- Error_Handler();
- 8000a98: f001 f9ba bl 8001e10 <Error_Handler>
- }
- /** Configure the ADC multi-mode
- */
- multimode.Mode = ADC_MODE_INDEPENDENT;
- 8000a9c: 2300 movs r3, #0
- 8000a9e: 61fb str r3, [r7, #28]
- if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
- 8000aa0: f107 031c add.w r3, r7, #28
- 8000aa4: 4619 mov r1, r3
- 8000aa6: 4844 ldr r0, [pc, #272] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000aa8: f006 f816 bl 8006ad8 <HAL_ADCEx_MultiModeConfigChannel>
- 8000aac: 4603 mov r3, r0
- 8000aae: 2b00 cmp r3, #0
- 8000ab0: d001 beq.n 8000ab6 <MX_ADC1_Init+0xae>
- {
- Error_Handler();
- 8000ab2: f001 f9ad bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_8;
- 8000ab6: 4b42 ldr r3, [pc, #264] @ (8000bc0 <MX_ADC1_Init+0x1b8>)
- 8000ab8: 603b str r3, [r7, #0]
- sConfig.Rank = ADC_REGULAR_RANK_1;
- 8000aba: 2306 movs r3, #6
- 8000abc: 607b str r3, [r7, #4]
- sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
- 8000abe: 2306 movs r3, #6
- 8000ac0: 60bb str r3, [r7, #8]
- sConfig.SingleDiff = ADC_SINGLE_ENDED;
- 8000ac2: f240 73ff movw r3, #2047 @ 0x7ff
- 8000ac6: 60fb str r3, [r7, #12]
- sConfig.OffsetNumber = ADC_OFFSET_NONE;
- 8000ac8: 2304 movs r3, #4
- 8000aca: 613b str r3, [r7, #16]
- sConfig.Offset = 0;
- 8000acc: 2300 movs r3, #0
- 8000ace: 617b str r3, [r7, #20]
- sConfig.OffsetSignedSaturation = DISABLE;
- 8000ad0: 2300 movs r3, #0
- 8000ad2: 767b strb r3, [r7, #25]
- if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
- 8000ad4: 463b mov r3, r7
- 8000ad6: 4619 mov r1, r3
- 8000ad8: 4837 ldr r0, [pc, #220] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000ada: f005 f959 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000ade: 4603 mov r3, r0
- 8000ae0: 2b00 cmp r3, #0
- 8000ae2: d001 beq.n 8000ae8 <MX_ADC1_Init+0xe0>
- {
- Error_Handler();
- 8000ae4: f001 f994 bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_7;
- 8000ae8: 4b36 ldr r3, [pc, #216] @ (8000bc4 <MX_ADC1_Init+0x1bc>)
- 8000aea: 603b str r3, [r7, #0]
- sConfig.Rank = ADC_REGULAR_RANK_2;
- 8000aec: 230c movs r3, #12
- 8000aee: 607b str r3, [r7, #4]
- if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
- 8000af0: 463b mov r3, r7
- 8000af2: 4619 mov r1, r3
- 8000af4: 4830 ldr r0, [pc, #192] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000af6: f005 f94b bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000afa: 4603 mov r3, r0
- 8000afc: 2b00 cmp r3, #0
- 8000afe: d001 beq.n 8000b04 <MX_ADC1_Init+0xfc>
- {
- Error_Handler();
- 8000b00: f001 f986 bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_9;
- 8000b04: 4b30 ldr r3, [pc, #192] @ (8000bc8 <MX_ADC1_Init+0x1c0>)
- 8000b06: 603b str r3, [r7, #0]
- sConfig.Rank = ADC_REGULAR_RANK_3;
- 8000b08: 2312 movs r3, #18
- 8000b0a: 607b str r3, [r7, #4]
- if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
- 8000b0c: 463b mov r3, r7
- 8000b0e: 4619 mov r1, r3
- 8000b10: 4829 ldr r0, [pc, #164] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000b12: f005 f93d bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000b16: 4603 mov r3, r0
- 8000b18: 2b00 cmp r3, #0
- 8000b1a: d001 beq.n 8000b20 <MX_ADC1_Init+0x118>
- {
- Error_Handler();
- 8000b1c: f001 f978 bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_16;
- 8000b20: 4b2a ldr r3, [pc, #168] @ (8000bcc <MX_ADC1_Init+0x1c4>)
- 8000b22: 603b str r3, [r7, #0]
- sConfig.Rank = ADC_REGULAR_RANK_4;
- 8000b24: 2318 movs r3, #24
- 8000b26: 607b str r3, [r7, #4]
- if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
- 8000b28: 463b mov r3, r7
- 8000b2a: 4619 mov r1, r3
- 8000b2c: 4822 ldr r0, [pc, #136] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000b2e: f005 f92f bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000b32: 4603 mov r3, r0
- 8000b34: 2b00 cmp r3, #0
- 8000b36: d001 beq.n 8000b3c <MX_ADC1_Init+0x134>
- {
- Error_Handler();
- 8000b38: f001 f96a bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_17;
- 8000b3c: 4b24 ldr r3, [pc, #144] @ (8000bd0 <MX_ADC1_Init+0x1c8>)
- 8000b3e: 603b str r3, [r7, #0]
- sConfig.Rank = ADC_REGULAR_RANK_5;
- 8000b40: f44f 7380 mov.w r3, #256 @ 0x100
- 8000b44: 607b str r3, [r7, #4]
- if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
- 8000b46: 463b mov r3, r7
- 8000b48: 4619 mov r1, r3
- 8000b4a: 481b ldr r0, [pc, #108] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000b4c: f005 f920 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000b50: 4603 mov r3, r0
- 8000b52: 2b00 cmp r3, #0
- 8000b54: d001 beq.n 8000b5a <MX_ADC1_Init+0x152>
- {
- Error_Handler();
- 8000b56: f001 f95b bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_14;
- 8000b5a: 4b1e ldr r3, [pc, #120] @ (8000bd4 <MX_ADC1_Init+0x1cc>)
- 8000b5c: 603b str r3, [r7, #0]
- sConfig.Rank = ADC_REGULAR_RANK_6;
- 8000b5e: f44f 7383 mov.w r3, #262 @ 0x106
- 8000b62: 607b str r3, [r7, #4]
- if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
- 8000b64: 463b mov r3, r7
- 8000b66: 4619 mov r1, r3
- 8000b68: 4813 ldr r0, [pc, #76] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000b6a: f005 f911 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000b6e: 4603 mov r3, r0
- 8000b70: 2b00 cmp r3, #0
- 8000b72: d001 beq.n 8000b78 <MX_ADC1_Init+0x170>
- {
- Error_Handler();
- 8000b74: f001 f94c bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_15;
- 8000b78: 4b17 ldr r3, [pc, #92] @ (8000bd8 <MX_ADC1_Init+0x1d0>)
- 8000b7a: 603b str r3, [r7, #0]
- sConfig.Rank = ADC_REGULAR_RANK_7;
- 8000b7c: f44f 7386 mov.w r3, #268 @ 0x10c
- 8000b80: 607b str r3, [r7, #4]
- if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
- 8000b82: 463b mov r3, r7
- 8000b84: 4619 mov r1, r3
- 8000b86: 480c ldr r0, [pc, #48] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000b88: f005 f902 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000b8c: 4603 mov r3, r0
- 8000b8e: 2b00 cmp r3, #0
- 8000b90: d001 beq.n 8000b96 <MX_ADC1_Init+0x18e>
- {
- Error_Handler();
- 8000b92: f001 f93d bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN ADC1_Init 2 */
- if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
- 8000b96: f240 72ff movw r2, #2047 @ 0x7ff
- 8000b9a: f04f 1101 mov.w r1, #65537 @ 0x10001
- 8000b9e: 4806 ldr r0, [pc, #24] @ (8000bb8 <MX_ADC1_Init+0x1b0>)
- 8000ba0: f005 ff36 bl 8006a10 <HAL_ADCEx_Calibration_Start>
- 8000ba4: 4603 mov r3, r0
- 8000ba6: 2b00 cmp r3, #0
- 8000ba8: d001 beq.n 8000bae <MX_ADC1_Init+0x1a6>
- {
- Error_Handler();
- 8000baa: f001 f931 bl 8001e10 <Error_Handler>
- }
- /* USER CODE END ADC1_Init 2 */
- }
- 8000bae: bf00 nop
- 8000bb0: 3728 adds r7, #40 @ 0x28
- 8000bb2: 46bd mov sp, r7
- 8000bb4: bd80 pop {r7, pc}
- 8000bb6: bf00 nop
- 8000bb8: 24000140 .word 0x24000140
- 8000bbc: 40022000 .word 0x40022000
- 8000bc0: 21800100 .word 0x21800100
- 8000bc4: 1d500080 .word 0x1d500080
- 8000bc8: 25b00200 .word 0x25b00200
- 8000bcc: 43210000 .word 0x43210000
- 8000bd0: 47520000 .word 0x47520000
- 8000bd4: 3ac04000 .word 0x3ac04000
- 8000bd8: 3ef08000 .word 0x3ef08000
- 08000bdc <MX_ADC2_Init>:
- * @brief ADC2 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_ADC2_Init(void)
- {
- 8000bdc: b580 push {r7, lr}
- 8000bde: b088 sub sp, #32
- 8000be0: af00 add r7, sp, #0
- /* USER CODE BEGIN ADC2_Init 0 */
- /* USER CODE END ADC2_Init 0 */
- ADC_ChannelConfTypeDef sConfig = {0};
- 8000be2: 1d3b adds r3, r7, #4
- 8000be4: 2200 movs r2, #0
- 8000be6: 601a str r2, [r3, #0]
- 8000be8: 605a str r2, [r3, #4]
- 8000bea: 609a str r2, [r3, #8]
- 8000bec: 60da str r2, [r3, #12]
- 8000bee: 611a str r2, [r3, #16]
- 8000bf0: 615a str r2, [r3, #20]
- 8000bf2: 619a str r2, [r3, #24]
- /* USER CODE END ADC2_Init 1 */
- /** Common config
- */
- hadc2.Instance = ADC2;
- 8000bf4: 4b3e ldr r3, [pc, #248] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000bf6: 4a3f ldr r2, [pc, #252] @ (8000cf4 <MX_ADC2_Init+0x118>)
- 8000bf8: 601a str r2, [r3, #0]
- hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
- 8000bfa: 4b3d ldr r3, [pc, #244] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000bfc: 2200 movs r2, #0
- 8000bfe: 605a str r2, [r3, #4]
- hadc2.Init.Resolution = ADC_RESOLUTION_16B;
- 8000c00: 4b3b ldr r3, [pc, #236] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c02: 2200 movs r2, #0
- 8000c04: 609a str r2, [r3, #8]
- hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
- 8000c06: 4b3a ldr r3, [pc, #232] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c08: 2201 movs r2, #1
- 8000c0a: 60da str r2, [r3, #12]
- hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
- 8000c0c: 4b38 ldr r3, [pc, #224] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c0e: 2208 movs r2, #8
- 8000c10: 611a str r2, [r3, #16]
- hadc2.Init.LowPowerAutoWait = DISABLE;
- 8000c12: 4b37 ldr r3, [pc, #220] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c14: 2200 movs r2, #0
- 8000c16: 751a strb r2, [r3, #20]
- hadc2.Init.ContinuousConvMode = ENABLE;
- 8000c18: 4b35 ldr r3, [pc, #212] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c1a: 2201 movs r2, #1
- 8000c1c: 755a strb r2, [r3, #21]
- hadc2.Init.NbrOfConversion = 3;
- 8000c1e: 4b34 ldr r3, [pc, #208] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c20: 2203 movs r2, #3
- 8000c22: 619a str r2, [r3, #24]
- hadc2.Init.DiscontinuousConvMode = DISABLE;
- 8000c24: 4b32 ldr r3, [pc, #200] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c26: 2200 movs r2, #0
- 8000c28: 771a strb r2, [r3, #28]
- hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
- 8000c2a: 4b31 ldr r3, [pc, #196] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c2c: f44f 62ac mov.w r2, #1376 @ 0x560
- 8000c30: 625a str r2, [r3, #36] @ 0x24
- hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
- 8000c32: 4b2f ldr r3, [pc, #188] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c34: f44f 6280 mov.w r2, #1024 @ 0x400
- 8000c38: 629a str r2, [r3, #40] @ 0x28
- hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
- 8000c3a: 4b2d ldr r3, [pc, #180] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c3c: 2201 movs r2, #1
- 8000c3e: 62da str r2, [r3, #44] @ 0x2c
- hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
- 8000c40: 4b2b ldr r3, [pc, #172] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c42: 2200 movs r2, #0
- 8000c44: 631a str r2, [r3, #48] @ 0x30
- hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
- 8000c46: 4b2a ldr r3, [pc, #168] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c48: 2200 movs r2, #0
- 8000c4a: 635a str r2, [r3, #52] @ 0x34
- hadc2.Init.OversamplingMode = DISABLE;
- 8000c4c: 4b28 ldr r3, [pc, #160] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c4e: 2200 movs r2, #0
- 8000c50: f883 2038 strb.w r2, [r3, #56] @ 0x38
- if (HAL_ADC_Init(&hadc2) != HAL_OK)
- 8000c54: 4826 ldr r0, [pc, #152] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c56: f004 fe21 bl 800589c <HAL_ADC_Init>
- 8000c5a: 4603 mov r3, r0
- 8000c5c: 2b00 cmp r3, #0
- 8000c5e: d001 beq.n 8000c64 <MX_ADC2_Init+0x88>
- {
- Error_Handler();
- 8000c60: f001 f8d6 bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_3;
- 8000c64: 4b24 ldr r3, [pc, #144] @ (8000cf8 <MX_ADC2_Init+0x11c>)
- 8000c66: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_1;
- 8000c68: 2306 movs r3, #6
- 8000c6a: 60bb str r3, [r7, #8]
- sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
- 8000c6c: 2306 movs r3, #6
- 8000c6e: 60fb str r3, [r7, #12]
- sConfig.SingleDiff = ADC_SINGLE_ENDED;
- 8000c70: f240 73ff movw r3, #2047 @ 0x7ff
- 8000c74: 613b str r3, [r7, #16]
- sConfig.OffsetNumber = ADC_OFFSET_NONE;
- 8000c76: 2304 movs r3, #4
- 8000c78: 617b str r3, [r7, #20]
- sConfig.Offset = 0;
- 8000c7a: 2300 movs r3, #0
- 8000c7c: 61bb str r3, [r7, #24]
- sConfig.OffsetSignedSaturation = DISABLE;
- 8000c7e: 2300 movs r3, #0
- 8000c80: 777b strb r3, [r7, #29]
- if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
- 8000c82: 1d3b adds r3, r7, #4
- 8000c84: 4619 mov r1, r3
- 8000c86: 481a ldr r0, [pc, #104] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000c88: f005 f882 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000c8c: 4603 mov r3, r0
- 8000c8e: 2b00 cmp r3, #0
- 8000c90: d001 beq.n 8000c96 <MX_ADC2_Init+0xba>
- {
- Error_Handler();
- 8000c92: f001 f8bd bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_4;
- 8000c96: 4b19 ldr r3, [pc, #100] @ (8000cfc <MX_ADC2_Init+0x120>)
- 8000c98: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_2;
- 8000c9a: 230c movs r3, #12
- 8000c9c: 60bb str r3, [r7, #8]
- if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
- 8000c9e: 1d3b adds r3, r7, #4
- 8000ca0: 4619 mov r1, r3
- 8000ca2: 4813 ldr r0, [pc, #76] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000ca4: f005 f874 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000ca8: 4603 mov r3, r0
- 8000caa: 2b00 cmp r3, #0
- 8000cac: d001 beq.n 8000cb2 <MX_ADC2_Init+0xd6>
- {
- Error_Handler();
- 8000cae: f001 f8af bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_5;
- 8000cb2: 4b13 ldr r3, [pc, #76] @ (8000d00 <MX_ADC2_Init+0x124>)
- 8000cb4: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_3;
- 8000cb6: 2312 movs r3, #18
- 8000cb8: 60bb str r3, [r7, #8]
- if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
- 8000cba: 1d3b adds r3, r7, #4
- 8000cbc: 4619 mov r1, r3
- 8000cbe: 480c ldr r0, [pc, #48] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000cc0: f005 f866 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000cc4: 4603 mov r3, r0
- 8000cc6: 2b00 cmp r3, #0
- 8000cc8: d001 beq.n 8000cce <MX_ADC2_Init+0xf2>
- {
- Error_Handler();
- 8000cca: f001 f8a1 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN ADC2_Init 2 */
- if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
- 8000cce: f240 72ff movw r2, #2047 @ 0x7ff
- 8000cd2: f04f 1101 mov.w r1, #65537 @ 0x10001
- 8000cd6: 4806 ldr r0, [pc, #24] @ (8000cf0 <MX_ADC2_Init+0x114>)
- 8000cd8: f005 fe9a bl 8006a10 <HAL_ADCEx_Calibration_Start>
- 8000cdc: 4603 mov r3, r0
- 8000cde: 2b00 cmp r3, #0
- 8000ce0: d001 beq.n 8000ce6 <MX_ADC2_Init+0x10a>
- {
- Error_Handler();
- 8000ce2: f001 f895 bl 8001e10 <Error_Handler>
- }
- /* USER CODE END ADC2_Init 2 */
- }
- 8000ce6: bf00 nop
- 8000ce8: 3720 adds r7, #32
- 8000cea: 46bd mov sp, r7
- 8000cec: bd80 pop {r7, pc}
- 8000cee: bf00 nop
- 8000cf0: 240001a4 .word 0x240001a4
- 8000cf4: 40022100 .word 0x40022100
- 8000cf8: 0c900008 .word 0x0c900008
- 8000cfc: 10c00010 .word 0x10c00010
- 8000d00: 14f00020 .word 0x14f00020
- 08000d04 <MX_ADC3_Init>:
- * @brief ADC3 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_ADC3_Init(void)
- {
- 8000d04: b580 push {r7, lr}
- 8000d06: b088 sub sp, #32
- 8000d08: af00 add r7, sp, #0
- /* USER CODE BEGIN ADC3_Init 0 */
- /* USER CODE END ADC3_Init 0 */
- ADC_ChannelConfTypeDef sConfig = {0};
- 8000d0a: 1d3b adds r3, r7, #4
- 8000d0c: 2200 movs r2, #0
- 8000d0e: 601a str r2, [r3, #0]
- 8000d10: 605a str r2, [r3, #4]
- 8000d12: 609a str r2, [r3, #8]
- 8000d14: 60da str r2, [r3, #12]
- 8000d16: 611a str r2, [r3, #16]
- 8000d18: 615a str r2, [r3, #20]
- 8000d1a: 619a str r2, [r3, #24]
- /* USER CODE END ADC3_Init 1 */
- /** Common config
- */
- hadc3.Instance = ADC3;
- 8000d1c: 4b4b ldr r3, [pc, #300] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d1e: 4a4c ldr r2, [pc, #304] @ (8000e50 <MX_ADC3_Init+0x14c>)
- 8000d20: 601a str r2, [r3, #0]
- hadc3.Init.Resolution = ADC_RESOLUTION_16B;
- 8000d22: 4b4a ldr r3, [pc, #296] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d24: 2200 movs r2, #0
- 8000d26: 609a str r2, [r3, #8]
- hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
- 8000d28: 4b48 ldr r3, [pc, #288] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d2a: 2201 movs r2, #1
- 8000d2c: 60da str r2, [r3, #12]
- hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
- 8000d2e: 4b47 ldr r3, [pc, #284] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d30: 2208 movs r2, #8
- 8000d32: 611a str r2, [r3, #16]
- hadc3.Init.LowPowerAutoWait = DISABLE;
- 8000d34: 4b45 ldr r3, [pc, #276] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d36: 2200 movs r2, #0
- 8000d38: 751a strb r2, [r3, #20]
- hadc3.Init.ContinuousConvMode = ENABLE;
- 8000d3a: 4b44 ldr r3, [pc, #272] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d3c: 2201 movs r2, #1
- 8000d3e: 755a strb r2, [r3, #21]
- hadc3.Init.NbrOfConversion = 5;
- 8000d40: 4b42 ldr r3, [pc, #264] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d42: 2205 movs r2, #5
- 8000d44: 619a str r2, [r3, #24]
- hadc3.Init.DiscontinuousConvMode = DISABLE;
- 8000d46: 4b41 ldr r3, [pc, #260] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d48: 2200 movs r2, #0
- 8000d4a: 771a strb r2, [r3, #28]
- hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
- 8000d4c: 4b3f ldr r3, [pc, #252] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d4e: f44f 62ac mov.w r2, #1376 @ 0x560
- 8000d52: 625a str r2, [r3, #36] @ 0x24
- hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
- 8000d54: 4b3d ldr r3, [pc, #244] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d56: f44f 6280 mov.w r2, #1024 @ 0x400
- 8000d5a: 629a str r2, [r3, #40] @ 0x28
- hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
- 8000d5c: 4b3b ldr r3, [pc, #236] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d5e: 2201 movs r2, #1
- 8000d60: 62da str r2, [r3, #44] @ 0x2c
- hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
- 8000d62: 4b3a ldr r3, [pc, #232] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d64: 2200 movs r2, #0
- 8000d66: 631a str r2, [r3, #48] @ 0x30
- hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
- 8000d68: 4b38 ldr r3, [pc, #224] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d6a: 2200 movs r2, #0
- 8000d6c: 635a str r2, [r3, #52] @ 0x34
- hadc3.Init.OversamplingMode = DISABLE;
- 8000d6e: 4b37 ldr r3, [pc, #220] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d70: 2200 movs r2, #0
- 8000d72: f883 2038 strb.w r2, [r3, #56] @ 0x38
- if (HAL_ADC_Init(&hadc3) != HAL_OK)
- 8000d76: 4835 ldr r0, [pc, #212] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000d78: f004 fd90 bl 800589c <HAL_ADC_Init>
- 8000d7c: 4603 mov r3, r0
- 8000d7e: 2b00 cmp r3, #0
- 8000d80: d001 beq.n 8000d86 <MX_ADC3_Init+0x82>
- {
- Error_Handler();
- 8000d82: f001 f845 bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_0;
- 8000d86: 2301 movs r3, #1
- 8000d88: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_1;
- 8000d8a: 2306 movs r3, #6
- 8000d8c: 60bb str r3, [r7, #8]
- sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
- 8000d8e: 2306 movs r3, #6
- 8000d90: 60fb str r3, [r7, #12]
- sConfig.SingleDiff = ADC_SINGLE_ENDED;
- 8000d92: f240 73ff movw r3, #2047 @ 0x7ff
- 8000d96: 613b str r3, [r7, #16]
- sConfig.OffsetNumber = ADC_OFFSET_NONE;
- 8000d98: 2304 movs r3, #4
- 8000d9a: 617b str r3, [r7, #20]
- sConfig.Offset = 0;
- 8000d9c: 2300 movs r3, #0
- 8000d9e: 61bb str r3, [r7, #24]
- sConfig.OffsetSignedSaturation = DISABLE;
- 8000da0: 2300 movs r3, #0
- 8000da2: 777b strb r3, [r7, #29]
- if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
- 8000da4: 1d3b adds r3, r7, #4
- 8000da6: 4619 mov r1, r3
- 8000da8: 4828 ldr r0, [pc, #160] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000daa: f004 fff1 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000dae: 4603 mov r3, r0
- 8000db0: 2b00 cmp r3, #0
- 8000db2: d001 beq.n 8000db8 <MX_ADC3_Init+0xb4>
- {
- Error_Handler();
- 8000db4: f001 f82c bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_1;
- 8000db8: 4b26 ldr r3, [pc, #152] @ (8000e54 <MX_ADC3_Init+0x150>)
- 8000dba: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_2;
- 8000dbc: 230c movs r3, #12
- 8000dbe: 60bb str r3, [r7, #8]
- if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
- 8000dc0: 1d3b adds r3, r7, #4
- 8000dc2: 4619 mov r1, r3
- 8000dc4: 4821 ldr r0, [pc, #132] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000dc6: f004 ffe3 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000dca: 4603 mov r3, r0
- 8000dcc: 2b00 cmp r3, #0
- 8000dce: d001 beq.n 8000dd4 <MX_ADC3_Init+0xd0>
- {
- Error_Handler();
- 8000dd0: f001 f81e bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_10;
- 8000dd4: 4b20 ldr r3, [pc, #128] @ (8000e58 <MX_ADC3_Init+0x154>)
- 8000dd6: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_3;
- 8000dd8: 2312 movs r3, #18
- 8000dda: 60bb str r3, [r7, #8]
- if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
- 8000ddc: 1d3b adds r3, r7, #4
- 8000dde: 4619 mov r1, r3
- 8000de0: 481a ldr r0, [pc, #104] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000de2: f004 ffd5 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000de6: 4603 mov r3, r0
- 8000de8: 2b00 cmp r3, #0
- 8000dea: d001 beq.n 8000df0 <MX_ADC3_Init+0xec>
- {
- Error_Handler();
- 8000dec: f001 f810 bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_11;
- 8000df0: 4b1a ldr r3, [pc, #104] @ (8000e5c <MX_ADC3_Init+0x158>)
- 8000df2: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_4;
- 8000df4: 2318 movs r3, #24
- 8000df6: 60bb str r3, [r7, #8]
- if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
- 8000df8: 1d3b adds r3, r7, #4
- 8000dfa: 4619 mov r1, r3
- 8000dfc: 4813 ldr r0, [pc, #76] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000dfe: f004 ffc7 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000e02: 4603 mov r3, r0
- 8000e04: 2b00 cmp r3, #0
- 8000e06: d001 beq.n 8000e0c <MX_ADC3_Init+0x108>
- {
- Error_Handler();
- 8000e08: f001 f802 bl 8001e10 <Error_Handler>
- }
- /** Configure Regular Channel
- */
- sConfig.Channel = ADC_CHANNEL_VREFINT;
- 8000e0c: 4b14 ldr r3, [pc, #80] @ (8000e60 <MX_ADC3_Init+0x15c>)
- 8000e0e: 607b str r3, [r7, #4]
- sConfig.Rank = ADC_REGULAR_RANK_5;
- 8000e10: f44f 7380 mov.w r3, #256 @ 0x100
- 8000e14: 60bb str r3, [r7, #8]
- if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
- 8000e16: 1d3b adds r3, r7, #4
- 8000e18: 4619 mov r1, r3
- 8000e1a: 480c ldr r0, [pc, #48] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000e1c: f004 ffb8 bl 8005d90 <HAL_ADC_ConfigChannel>
- 8000e20: 4603 mov r3, r0
- 8000e22: 2b00 cmp r3, #0
- 8000e24: d001 beq.n 8000e2a <MX_ADC3_Init+0x126>
- {
- Error_Handler();
- 8000e26: f000 fff3 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN ADC3_Init 2 */
- if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
- 8000e2a: f240 72ff movw r2, #2047 @ 0x7ff
- 8000e2e: f04f 1101 mov.w r1, #65537 @ 0x10001
- 8000e32: 4806 ldr r0, [pc, #24] @ (8000e4c <MX_ADC3_Init+0x148>)
- 8000e34: f005 fdec bl 8006a10 <HAL_ADCEx_Calibration_Start>
- 8000e38: 4603 mov r3, r0
- 8000e3a: 2b00 cmp r3, #0
- 8000e3c: d001 beq.n 8000e42 <MX_ADC3_Init+0x13e>
- {
- Error_Handler();
- 8000e3e: f000 ffe7 bl 8001e10 <Error_Handler>
- }
- /* USER CODE END ADC3_Init 2 */
- }
- 8000e42: bf00 nop
- 8000e44: 3720 adds r7, #32
- 8000e46: 46bd mov sp, r7
- 8000e48: bd80 pop {r7, pc}
- 8000e4a: bf00 nop
- 8000e4c: 24000208 .word 0x24000208
- 8000e50: 58026000 .word 0x58026000
- 8000e54: 04300002 .word 0x04300002
- 8000e58: 2a000400 .word 0x2a000400
- 8000e5c: 2e300800 .word 0x2e300800
- 8000e60: cfb80000 .word 0xcfb80000
- 08000e64 <MX_COMP1_Init>:
- * @brief COMP1 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_COMP1_Init(void)
- {
- 8000e64: b580 push {r7, lr}
- 8000e66: af00 add r7, sp, #0
- /* USER CODE END COMP1_Init 0 */
- /* USER CODE BEGIN COMP1_Init 1 */
- /* USER CODE END COMP1_Init 1 */
- hcomp1.Instance = COMP1;
- 8000e68: 4b12 ldr r3, [pc, #72] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e6a: 4a13 ldr r2, [pc, #76] @ (8000eb8 <MX_COMP1_Init+0x54>)
- 8000e6c: 601a str r2, [r3, #0]
- hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_3_4VREFINT;
- 8000e6e: 4b11 ldr r3, [pc, #68] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e70: 4a12 ldr r2, [pc, #72] @ (8000ebc <MX_COMP1_Init+0x58>)
- 8000e72: 611a str r2, [r3, #16]
- hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
- 8000e74: 4b0f ldr r3, [pc, #60] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e76: f44f 1280 mov.w r2, #1048576 @ 0x100000
- 8000e7a: 60da str r2, [r3, #12]
- hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
- 8000e7c: 4b0d ldr r3, [pc, #52] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e7e: 2200 movs r2, #0
- 8000e80: 619a str r2, [r3, #24]
- hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
- 8000e82: 4b0c ldr r3, [pc, #48] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e84: 2200 movs r2, #0
- 8000e86: 615a str r2, [r3, #20]
- hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
- 8000e88: 4b0a ldr r3, [pc, #40] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e8a: 2200 movs r2, #0
- 8000e8c: 61da str r2, [r3, #28]
- hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
- 8000e8e: 4b09 ldr r3, [pc, #36] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e90: 2200 movs r2, #0
- 8000e92: 609a str r2, [r3, #8]
- hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
- 8000e94: 4b07 ldr r3, [pc, #28] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e96: 2200 movs r2, #0
- 8000e98: 605a str r2, [r3, #4]
- hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
- 8000e9a: 4b06 ldr r3, [pc, #24] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000e9c: 2200 movs r2, #0
- 8000e9e: 621a str r2, [r3, #32]
- if (HAL_COMP_Init(&hcomp1) != HAL_OK)
- 8000ea0: 4804 ldr r0, [pc, #16] @ (8000eb4 <MX_COMP1_Init+0x50>)
- 8000ea2: f005 fef7 bl 8006c94 <HAL_COMP_Init>
- 8000ea6: 4603 mov r3, r0
- 8000ea8: 2b00 cmp r3, #0
- 8000eaa: d001 beq.n 8000eb0 <MX_COMP1_Init+0x4c>
- {
- Error_Handler();
- 8000eac: f000 ffb0 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN COMP1_Init 2 */
- /* USER CODE END COMP1_Init 2 */
- }
- 8000eb0: bf00 nop
- 8000eb2: bd80 pop {r7, pc}
- 8000eb4: 240003d4 .word 0x240003d4
- 8000eb8: 5800380c .word 0x5800380c
- 8000ebc: 00020006 .word 0x00020006
- 08000ec0 <MX_CRC_Init>:
- * @brief CRC Initialization Function
- * @param None
- * @retval None
- */
- static void MX_CRC_Init(void)
- {
- 8000ec0: b580 push {r7, lr}
- 8000ec2: af00 add r7, sp, #0
- /* USER CODE END CRC_Init 0 */
- /* USER CODE BEGIN CRC_Init 1 */
- /* USER CODE END CRC_Init 1 */
- hcrc.Instance = CRC;
- 8000ec4: 4b11 ldr r3, [pc, #68] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ec6: 4a12 ldr r2, [pc, #72] @ (8000f10 <MX_CRC_Init+0x50>)
- 8000ec8: 601a str r2, [r3, #0]
- hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
- 8000eca: 4b10 ldr r3, [pc, #64] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ecc: 2201 movs r2, #1
- 8000ece: 711a strb r2, [r3, #4]
- hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
- 8000ed0: 4b0e ldr r3, [pc, #56] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ed2: 2200 movs r2, #0
- 8000ed4: 715a strb r2, [r3, #5]
- hcrc.Init.GeneratingPolynomial = 4129;
- 8000ed6: 4b0d ldr r3, [pc, #52] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ed8: f241 0221 movw r2, #4129 @ 0x1021
- 8000edc: 609a str r2, [r3, #8]
- hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
- 8000ede: 4b0b ldr r3, [pc, #44] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ee0: 2208 movs r2, #8
- 8000ee2: 60da str r2, [r3, #12]
- hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
- 8000ee4: 4b09 ldr r3, [pc, #36] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ee6: 2200 movs r2, #0
- 8000ee8: 615a str r2, [r3, #20]
- hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
- 8000eea: 4b08 ldr r3, [pc, #32] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000eec: 2200 movs r2, #0
- 8000eee: 619a str r2, [r3, #24]
- hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
- 8000ef0: 4b06 ldr r3, [pc, #24] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ef2: 2201 movs r2, #1
- 8000ef4: 621a str r2, [r3, #32]
- if (HAL_CRC_Init(&hcrc) != HAL_OK)
- 8000ef6: 4805 ldr r0, [pc, #20] @ (8000f0c <MX_CRC_Init+0x4c>)
- 8000ef8: f006 f9b6 bl 8007268 <HAL_CRC_Init>
- 8000efc: 4603 mov r3, r0
- 8000efe: 2b00 cmp r3, #0
- 8000f00: d001 beq.n 8000f06 <MX_CRC_Init+0x46>
- {
- Error_Handler();
- 8000f02: f000 ff85 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN CRC_Init 2 */
- /* USER CODE END CRC_Init 2 */
- }
- 8000f06: bf00 nop
- 8000f08: bd80 pop {r7, pc}
- 8000f0a: bf00 nop
- 8000f0c: 24000400 .word 0x24000400
- 8000f10: 58024c00 .word 0x58024c00
- 08000f14 <MX_DAC1_Init>:
- * @brief DAC1 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_DAC1_Init(void)
- {
- 8000f14: b580 push {r7, lr}
- 8000f16: b08a sub sp, #40 @ 0x28
- 8000f18: af00 add r7, sp, #0
- /* USER CODE BEGIN DAC1_Init 0 */
- /* USER CODE END DAC1_Init 0 */
- DAC_ChannelConfTypeDef sConfig = {0};
- 8000f1a: 1d3b adds r3, r7, #4
- 8000f1c: 2224 movs r2, #36 @ 0x24
- 8000f1e: 2100 movs r1, #0
- 8000f20: 4618 mov r0, r3
- 8000f22: f016 fe18 bl 8017b56 <memset>
- /* USER CODE END DAC1_Init 1 */
- /** DAC Initialization
- */
- hdac1.Instance = DAC1;
- 8000f26: 4b17 ldr r3, [pc, #92] @ (8000f84 <MX_DAC1_Init+0x70>)
- 8000f28: 4a17 ldr r2, [pc, #92] @ (8000f88 <MX_DAC1_Init+0x74>)
- 8000f2a: 601a str r2, [r3, #0]
- if (HAL_DAC_Init(&hdac1) != HAL_OK)
- 8000f2c: 4815 ldr r0, [pc, #84] @ (8000f84 <MX_DAC1_Init+0x70>)
- 8000f2e: f006 fba1 bl 8007674 <HAL_DAC_Init>
- 8000f32: 4603 mov r3, r0
- 8000f34: 2b00 cmp r3, #0
- 8000f36: d001 beq.n 8000f3c <MX_DAC1_Init+0x28>
- {
- Error_Handler();
- 8000f38: f000 ff6a bl 8001e10 <Error_Handler>
- }
- /** DAC channel OUT1 config
- */
- sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
- 8000f3c: 2300 movs r3, #0
- 8000f3e: 607b str r3, [r7, #4]
- sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
- 8000f40: 2300 movs r3, #0
- 8000f42: 60bb str r3, [r7, #8]
- sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
- 8000f44: 2300 movs r3, #0
- 8000f46: 60fb str r3, [r7, #12]
- sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
- 8000f48: 2301 movs r3, #1
- 8000f4a: 613b str r3, [r7, #16]
- sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
- 8000f4c: 2300 movs r3, #0
- 8000f4e: 617b str r3, [r7, #20]
- if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
- 8000f50: 1d3b adds r3, r7, #4
- 8000f52: 2200 movs r2, #0
- 8000f54: 4619 mov r1, r3
- 8000f56: 480b ldr r0, [pc, #44] @ (8000f84 <MX_DAC1_Init+0x70>)
- 8000f58: f006 fc90 bl 800787c <HAL_DAC_ConfigChannel>
- 8000f5c: 4603 mov r3, r0
- 8000f5e: 2b00 cmp r3, #0
- 8000f60: d001 beq.n 8000f66 <MX_DAC1_Init+0x52>
- {
- Error_Handler();
- 8000f62: f000 ff55 bl 8001e10 <Error_Handler>
- }
- /** DAC channel OUT2 config
- */
- if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
- 8000f66: 1d3b adds r3, r7, #4
- 8000f68: 2210 movs r2, #16
- 8000f6a: 4619 mov r1, r3
- 8000f6c: 4805 ldr r0, [pc, #20] @ (8000f84 <MX_DAC1_Init+0x70>)
- 8000f6e: f006 fc85 bl 800787c <HAL_DAC_ConfigChannel>
- 8000f72: 4603 mov r3, r0
- 8000f74: 2b00 cmp r3, #0
- 8000f76: d001 beq.n 8000f7c <MX_DAC1_Init+0x68>
- {
- Error_Handler();
- 8000f78: f000 ff4a bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN DAC1_Init 2 */
- /* USER CODE END DAC1_Init 2 */
- }
- 8000f7c: bf00 nop
- 8000f7e: 3728 adds r7, #40 @ 0x28
- 8000f80: 46bd mov sp, r7
- 8000f82: bd80 pop {r7, pc}
- 8000f84: 24000424 .word 0x24000424
- 8000f88: 40007400 .word 0x40007400
- 08000f8c <MX_RNG_Init>:
- * @brief RNG Initialization Function
- * @param None
- * @retval None
- */
- static void MX_RNG_Init(void)
- {
- 8000f8c: b580 push {r7, lr}
- 8000f8e: af00 add r7, sp, #0
- /* USER CODE END RNG_Init 0 */
- /* USER CODE BEGIN RNG_Init 1 */
- /* USER CODE END RNG_Init 1 */
- hrng.Instance = RNG;
- 8000f90: 4b07 ldr r3, [pc, #28] @ (8000fb0 <MX_RNG_Init+0x24>)
- 8000f92: 4a08 ldr r2, [pc, #32] @ (8000fb4 <MX_RNG_Init+0x28>)
- 8000f94: 601a str r2, [r3, #0]
- hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
- 8000f96: 4b06 ldr r3, [pc, #24] @ (8000fb0 <MX_RNG_Init+0x24>)
- 8000f98: 2200 movs r2, #0
- 8000f9a: 605a str r2, [r3, #4]
- if (HAL_RNG_Init(&hrng) != HAL_OK)
- 8000f9c: 4804 ldr r0, [pc, #16] @ (8000fb0 <MX_RNG_Init+0x24>)
- 8000f9e: f00d fc5f bl 800e860 <HAL_RNG_Init>
- 8000fa2: 4603 mov r3, r0
- 8000fa4: 2b00 cmp r3, #0
- 8000fa6: d001 beq.n 8000fac <MX_RNG_Init+0x20>
- {
- Error_Handler();
- 8000fa8: f000 ff32 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN RNG_Init 2 */
- /* USER CODE END RNG_Init 2 */
- }
- 8000fac: bf00 nop
- 8000fae: bd80 pop {r7, pc}
- 8000fb0: 24000438 .word 0x24000438
- 8000fb4: 48021800 .word 0x48021800
- 08000fb8 <MX_TIM1_Init>:
- * @brief TIM1 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_TIM1_Init(void)
- {
- 8000fb8: b5b0 push {r4, r5, r7, lr}
- 8000fba: b096 sub sp, #88 @ 0x58
- 8000fbc: af00 add r7, sp, #0
- /* USER CODE BEGIN TIM1_Init 0 */
- /* USER CODE END TIM1_Init 0 */
- TIM_MasterConfigTypeDef sMasterConfig = {0};
- 8000fbe: f107 034c add.w r3, r7, #76 @ 0x4c
- 8000fc2: 2200 movs r2, #0
- 8000fc4: 601a str r2, [r3, #0]
- 8000fc6: 605a str r2, [r3, #4]
- 8000fc8: 609a str r2, [r3, #8]
- TIM_OC_InitTypeDef sConfigOC = {0};
- 8000fca: f107 0330 add.w r3, r7, #48 @ 0x30
- 8000fce: 2200 movs r2, #0
- 8000fd0: 601a str r2, [r3, #0]
- 8000fd2: 605a str r2, [r3, #4]
- 8000fd4: 609a str r2, [r3, #8]
- 8000fd6: 60da str r2, [r3, #12]
- 8000fd8: 611a str r2, [r3, #16]
- 8000fda: 615a str r2, [r3, #20]
- 8000fdc: 619a str r2, [r3, #24]
- TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
- 8000fde: 1d3b adds r3, r7, #4
- 8000fe0: 222c movs r2, #44 @ 0x2c
- 8000fe2: 2100 movs r1, #0
- 8000fe4: 4618 mov r0, r3
- 8000fe6: f016 fdb6 bl 8017b56 <memset>
- /* USER CODE BEGIN TIM1_Init 1 */
- /* USER CODE END TIM1_Init 1 */
- htim1.Instance = TIM1;
- 8000fea: 4b3e ldr r3, [pc, #248] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 8000fec: 4a3e ldr r2, [pc, #248] @ (80010e8 <MX_TIM1_Init+0x130>)
- 8000fee: 601a str r2, [r3, #0]
- htim1.Init.Prescaler = 199;
- 8000ff0: 4b3c ldr r3, [pc, #240] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 8000ff2: 22c7 movs r2, #199 @ 0xc7
- 8000ff4: 605a str r2, [r3, #4]
- htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
- 8000ff6: 4b3b ldr r3, [pc, #236] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 8000ff8: 2200 movs r2, #0
- 8000ffa: 609a str r2, [r3, #8]
- htim1.Init.Period = 999;
- 8000ffc: 4b39 ldr r3, [pc, #228] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 8000ffe: f240 32e7 movw r2, #999 @ 0x3e7
- 8001002: 60da str r2, [r3, #12]
- htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
- 8001004: 4b37 ldr r3, [pc, #220] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 8001006: 2200 movs r2, #0
- 8001008: 611a str r2, [r3, #16]
- htim1.Init.RepetitionCounter = 0;
- 800100a: 4b36 ldr r3, [pc, #216] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 800100c: 2200 movs r2, #0
- 800100e: 615a str r2, [r3, #20]
- htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
- 8001010: 4b34 ldr r3, [pc, #208] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 8001012: 2280 movs r2, #128 @ 0x80
- 8001014: 619a str r2, [r3, #24]
- if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
- 8001016: 4833 ldr r0, [pc, #204] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 8001018: f00d fdc4 bl 800eba4 <HAL_TIM_PWM_Init>
- 800101c: 4603 mov r3, r0
- 800101e: 2b00 cmp r3, #0
- 8001020: d001 beq.n 8001026 <MX_TIM1_Init+0x6e>
- {
- Error_Handler();
- 8001022: f000 fef5 bl 8001e10 <Error_Handler>
- }
- sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
- 8001026: 2300 movs r3, #0
- 8001028: 64fb str r3, [r7, #76] @ 0x4c
- sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
- 800102a: 2300 movs r3, #0
- 800102c: 653b str r3, [r7, #80] @ 0x50
- sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
- 800102e: 2300 movs r3, #0
- 8001030: 657b str r3, [r7, #84] @ 0x54
- if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
- 8001032: f107 034c add.w r3, r7, #76 @ 0x4c
- 8001036: 4619 mov r1, r3
- 8001038: 482a ldr r0, [pc, #168] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 800103a: f00f fb17 bl 801066c <HAL_TIMEx_MasterConfigSynchronization>
- 800103e: 4603 mov r3, r0
- 8001040: 2b00 cmp r3, #0
- 8001042: d001 beq.n 8001048 <MX_TIM1_Init+0x90>
- {
- Error_Handler();
- 8001044: f000 fee4 bl 8001e10 <Error_Handler>
- }
- sConfigOC.OCMode = TIM_OCMODE_PWM1;
- 8001048: 2360 movs r3, #96 @ 0x60
- 800104a: 633b str r3, [r7, #48] @ 0x30
- sConfigOC.Pulse = 99;
- 800104c: 2363 movs r3, #99 @ 0x63
- 800104e: 637b str r3, [r7, #52] @ 0x34
- sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
- 8001050: 2300 movs r3, #0
- 8001052: 63bb str r3, [r7, #56] @ 0x38
- sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
- 8001054: 2300 movs r3, #0
- 8001056: 63fb str r3, [r7, #60] @ 0x3c
- sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
- 8001058: 2300 movs r3, #0
- 800105a: 643b str r3, [r7, #64] @ 0x40
- sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
- 800105c: 2300 movs r3, #0
- 800105e: 647b str r3, [r7, #68] @ 0x44
- sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
- 8001060: 2300 movs r3, #0
- 8001062: 64bb str r3, [r7, #72] @ 0x48
- if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
- 8001064: f107 0330 add.w r3, r7, #48 @ 0x30
- 8001068: 2204 movs r2, #4
- 800106a: 4619 mov r1, r3
- 800106c: 481d ldr r0, [pc, #116] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 800106e: f00e faeb bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 8001072: 4603 mov r3, r0
- 8001074: 2b00 cmp r3, #0
- 8001076: d001 beq.n 800107c <MX_TIM1_Init+0xc4>
- {
- Error_Handler();
- 8001078: f000 feca bl 8001e10 <Error_Handler>
- }
- sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
- 800107c: 2300 movs r3, #0
- 800107e: 607b str r3, [r7, #4]
- sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
- 8001080: 2300 movs r3, #0
- 8001082: 60bb str r3, [r7, #8]
- sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
- 8001084: 2300 movs r3, #0
- 8001086: 60fb str r3, [r7, #12]
- sBreakDeadTimeConfig.DeadTime = 0;
- 8001088: 2300 movs r3, #0
- 800108a: 613b str r3, [r7, #16]
- sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
- 800108c: 2300 movs r3, #0
- 800108e: 617b str r3, [r7, #20]
- sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
- 8001090: f44f 5300 mov.w r3, #8192 @ 0x2000
- 8001094: 61bb str r3, [r7, #24]
- sBreakDeadTimeConfig.BreakFilter = 0;
- 8001096: 2300 movs r3, #0
- 8001098: 61fb str r3, [r7, #28]
- sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
- 800109a: 2300 movs r3, #0
- 800109c: 623b str r3, [r7, #32]
- sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
- 800109e: f04f 7300 mov.w r3, #33554432 @ 0x2000000
- 80010a2: 627b str r3, [r7, #36] @ 0x24
- sBreakDeadTimeConfig.Break2Filter = 0;
- 80010a4: 2300 movs r3, #0
- 80010a6: 62bb str r3, [r7, #40] @ 0x28
- sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
- 80010a8: 2300 movs r3, #0
- 80010aa: 62fb str r3, [r7, #44] @ 0x2c
- if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
- 80010ac: 1d3b adds r3, r7, #4
- 80010ae: 4619 mov r1, r3
- 80010b0: 480c ldr r0, [pc, #48] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 80010b2: f00f fb69 bl 8010788 <HAL_TIMEx_ConfigBreakDeadTime>
- 80010b6: 4603 mov r3, r0
- 80010b8: 2b00 cmp r3, #0
- 80010ba: d001 beq.n 80010c0 <MX_TIM1_Init+0x108>
- {
- Error_Handler();
- 80010bc: f000 fea8 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN TIM1_Init 2 */
- memcpy(&fanTimerConfigOC, &sConfigOC, sizeof(TIM_OC_InitTypeDef));
- 80010c0: 4b0a ldr r3, [pc, #40] @ (80010ec <MX_TIM1_Init+0x134>)
- 80010c2: 461d mov r5, r3
- 80010c4: f107 0430 add.w r4, r7, #48 @ 0x30
- 80010c8: cc0f ldmia r4!, {r0, r1, r2, r3}
- 80010ca: c50f stmia r5!, {r0, r1, r2, r3}
- 80010cc: e894 0007 ldmia.w r4, {r0, r1, r2}
- 80010d0: e885 0007 stmia.w r5, {r0, r1, r2}
- /* USER CODE END TIM1_Init 2 */
- HAL_TIM_MspPostInit(&htim1);
- 80010d4: 4803 ldr r0, [pc, #12] @ (80010e4 <MX_TIM1_Init+0x12c>)
- 80010d6: f002 fd29 bl 8003b2c <HAL_TIM_MspPostInit>
- }
- 80010da: bf00 nop
- 80010dc: 3758 adds r7, #88 @ 0x58
- 80010de: 46bd mov sp, r7
- 80010e0: bdb0 pop {r4, r5, r7, pc}
- 80010e2: bf00 nop
- 80010e4: 2400044c .word 0x2400044c
- 80010e8: 40010000 .word 0x40010000
- 80010ec: 24000768 .word 0x24000768
- 080010f0 <MX_TIM2_Init>:
- * @brief TIM2 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_TIM2_Init(void)
- {
- 80010f0: b580 push {r7, lr}
- 80010f2: b08c sub sp, #48 @ 0x30
- 80010f4: af00 add r7, sp, #0
- /* USER CODE BEGIN TIM2_Init 0 */
- /* USER CODE END TIM2_Init 0 */
- TIM_ClockConfigTypeDef sClockSourceConfig = {0};
- 80010f6: f107 0320 add.w r3, r7, #32
- 80010fa: 2200 movs r2, #0
- 80010fc: 601a str r2, [r3, #0]
- 80010fe: 605a str r2, [r3, #4]
- 8001100: 609a str r2, [r3, #8]
- 8001102: 60da str r2, [r3, #12]
- TIM_MasterConfigTypeDef sMasterConfig = {0};
- 8001104: f107 0314 add.w r3, r7, #20
- 8001108: 2200 movs r2, #0
- 800110a: 601a str r2, [r3, #0]
- 800110c: 605a str r2, [r3, #4]
- 800110e: 609a str r2, [r3, #8]
- TIM_IC_InitTypeDef sConfigIC = {0};
- 8001110: 1d3b adds r3, r7, #4
- 8001112: 2200 movs r2, #0
- 8001114: 601a str r2, [r3, #0]
- 8001116: 605a str r2, [r3, #4]
- 8001118: 609a str r2, [r3, #8]
- 800111a: 60da str r2, [r3, #12]
- /* USER CODE BEGIN TIM2_Init 1 */
- /* USER CODE END TIM2_Init 1 */
- htim2.Instance = TIM2;
- 800111c: 4b31 ldr r3, [pc, #196] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 800111e: f04f 4280 mov.w r2, #1073741824 @ 0x40000000
- 8001122: 601a str r2, [r3, #0]
- htim2.Init.Prescaler = 0;
- 8001124: 4b2f ldr r3, [pc, #188] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001126: 2200 movs r2, #0
- 8001128: 605a str r2, [r3, #4]
- htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
- 800112a: 4b2e ldr r3, [pc, #184] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 800112c: 2200 movs r2, #0
- 800112e: 609a str r2, [r3, #8]
- htim2.Init.Period = 9999999;
- 8001130: 4b2c ldr r3, [pc, #176] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001132: 4a2d ldr r2, [pc, #180] @ (80011e8 <MX_TIM2_Init+0xf8>)
- 8001134: 60da str r2, [r3, #12]
- htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
- 8001136: 4b2b ldr r3, [pc, #172] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001138: f44f 7280 mov.w r2, #256 @ 0x100
- 800113c: 611a str r2, [r3, #16]
- htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
- 800113e: 4b29 ldr r3, [pc, #164] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001140: 2280 movs r2, #128 @ 0x80
- 8001142: 619a str r2, [r3, #24]
- if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
- 8001144: 4827 ldr r0, [pc, #156] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001146: f00d fbed bl 800e924 <HAL_TIM_Base_Init>
- 800114a: 4603 mov r3, r0
- 800114c: 2b00 cmp r3, #0
- 800114e: d001 beq.n 8001154 <MX_TIM2_Init+0x64>
- {
- Error_Handler();
- 8001150: f000 fe5e bl 8001e10 <Error_Handler>
- }
- sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
- 8001154: f44f 5380 mov.w r3, #4096 @ 0x1000
- 8001158: 623b str r3, [r7, #32]
- if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
- 800115a: f107 0320 add.w r3, r7, #32
- 800115e: 4619 mov r1, r3
- 8001160: 4820 ldr r0, [pc, #128] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001162: f00e fb85 bl 800f870 <HAL_TIM_ConfigClockSource>
- 8001166: 4603 mov r3, r0
- 8001168: 2b00 cmp r3, #0
- 800116a: d001 beq.n 8001170 <MX_TIM2_Init+0x80>
- {
- Error_Handler();
- 800116c: f000 fe50 bl 8001e10 <Error_Handler>
- }
- if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
- 8001170: 481c ldr r0, [pc, #112] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001172: f00d ff13 bl 800ef9c <HAL_TIM_IC_Init>
- 8001176: 4603 mov r3, r0
- 8001178: 2b00 cmp r3, #0
- 800117a: d001 beq.n 8001180 <MX_TIM2_Init+0x90>
- {
- Error_Handler();
- 800117c: f000 fe48 bl 8001e10 <Error_Handler>
- }
- sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
- 8001180: 2320 movs r3, #32
- 8001182: 617b str r3, [r7, #20]
- sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
- 8001184: 2380 movs r3, #128 @ 0x80
- 8001186: 61fb str r3, [r7, #28]
- if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
- 8001188: f107 0314 add.w r3, r7, #20
- 800118c: 4619 mov r1, r3
- 800118e: 4815 ldr r0, [pc, #84] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 8001190: f00f fa6c bl 801066c <HAL_TIMEx_MasterConfigSynchronization>
- 8001194: 4603 mov r3, r0
- 8001196: 2b00 cmp r3, #0
- 8001198: d001 beq.n 800119e <MX_TIM2_Init+0xae>
- {
- Error_Handler();
- 800119a: f000 fe39 bl 8001e10 <Error_Handler>
- }
- sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
- 800119e: 2300 movs r3, #0
- 80011a0: 607b str r3, [r7, #4]
- sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
- 80011a2: 2301 movs r3, #1
- 80011a4: 60bb str r3, [r7, #8]
- sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
- 80011a6: 2300 movs r3, #0
- 80011a8: 60fb str r3, [r7, #12]
- sConfigIC.ICFilter = 0;
- 80011aa: 2300 movs r3, #0
- 80011ac: 613b str r3, [r7, #16]
- if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
- 80011ae: 1d3b adds r3, r7, #4
- 80011b0: 2208 movs r2, #8
- 80011b2: 4619 mov r1, r3
- 80011b4: 480b ldr r0, [pc, #44] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 80011b6: f00e f9aa bl 800f50e <HAL_TIM_IC_ConfigChannel>
- 80011ba: 4603 mov r3, r0
- 80011bc: 2b00 cmp r3, #0
- 80011be: d001 beq.n 80011c4 <MX_TIM2_Init+0xd4>
- {
- Error_Handler();
- 80011c0: f000 fe26 bl 8001e10 <Error_Handler>
- }
- if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
- 80011c4: 1d3b adds r3, r7, #4
- 80011c6: 220c movs r2, #12
- 80011c8: 4619 mov r1, r3
- 80011ca: 4806 ldr r0, [pc, #24] @ (80011e4 <MX_TIM2_Init+0xf4>)
- 80011cc: f00e f99f bl 800f50e <HAL_TIM_IC_ConfigChannel>
- 80011d0: 4603 mov r3, r0
- 80011d2: 2b00 cmp r3, #0
- 80011d4: d001 beq.n 80011da <MX_TIM2_Init+0xea>
- {
- Error_Handler();
- 80011d6: f000 fe1b bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN TIM2_Init 2 */
- /* USER CODE END TIM2_Init 2 */
- }
- 80011da: bf00 nop
- 80011dc: 3730 adds r7, #48 @ 0x30
- 80011de: 46bd mov sp, r7
- 80011e0: bd80 pop {r7, pc}
- 80011e2: bf00 nop
- 80011e4: 24000498 .word 0x24000498
- 80011e8: 0098967f .word 0x0098967f
- 080011ec <MX_TIM3_Init>:
- * @brief TIM3 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_TIM3_Init(void)
- {
- 80011ec: b5b0 push {r4, r5, r7, lr}
- 80011ee: b08a sub sp, #40 @ 0x28
- 80011f0: af00 add r7, sp, #0
- /* USER CODE BEGIN TIM3_Init 0 */
- /* USER CODE END TIM3_Init 0 */
- TIM_MasterConfigTypeDef sMasterConfig = {0};
- 80011f2: f107 031c add.w r3, r7, #28
- 80011f6: 2200 movs r2, #0
- 80011f8: 601a str r2, [r3, #0]
- 80011fa: 605a str r2, [r3, #4]
- 80011fc: 609a str r2, [r3, #8]
- TIM_OC_InitTypeDef sConfigOC = {0};
- 80011fe: 463b mov r3, r7
- 8001200: 2200 movs r2, #0
- 8001202: 601a str r2, [r3, #0]
- 8001204: 605a str r2, [r3, #4]
- 8001206: 609a str r2, [r3, #8]
- 8001208: 60da str r2, [r3, #12]
- 800120a: 611a str r2, [r3, #16]
- 800120c: 615a str r2, [r3, #20]
- 800120e: 619a str r2, [r3, #24]
- /* USER CODE BEGIN TIM3_Init 1 */
- /* USER CODE END TIM3_Init 1 */
- htim3.Instance = TIM3;
- 8001210: 4b48 ldr r3, [pc, #288] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001212: 4a49 ldr r2, [pc, #292] @ (8001338 <MX_TIM3_Init+0x14c>)
- 8001214: 601a str r2, [r3, #0]
- htim3.Init.Prescaler = 199;
- 8001216: 4b47 ldr r3, [pc, #284] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001218: 22c7 movs r2, #199 @ 0xc7
- 800121a: 605a str r2, [r3, #4]
- htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
- 800121c: 4b45 ldr r3, [pc, #276] @ (8001334 <MX_TIM3_Init+0x148>)
- 800121e: 2200 movs r2, #0
- 8001220: 609a str r2, [r3, #8]
- htim3.Init.Period = 999;
- 8001222: 4b44 ldr r3, [pc, #272] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001224: f240 32e7 movw r2, #999 @ 0x3e7
- 8001228: 60da str r2, [r3, #12]
- htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
- 800122a: 4b42 ldr r3, [pc, #264] @ (8001334 <MX_TIM3_Init+0x148>)
- 800122c: 2200 movs r2, #0
- 800122e: 611a str r2, [r3, #16]
- htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
- 8001230: 4b40 ldr r3, [pc, #256] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001232: 2280 movs r2, #128 @ 0x80
- 8001234: 619a str r2, [r3, #24]
- if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
- 8001236: 483f ldr r0, [pc, #252] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001238: f00d fcb4 bl 800eba4 <HAL_TIM_PWM_Init>
- 800123c: 4603 mov r3, r0
- 800123e: 2b00 cmp r3, #0
- 8001240: d001 beq.n 8001246 <MX_TIM3_Init+0x5a>
- {
- Error_Handler();
- 8001242: f000 fde5 bl 8001e10 <Error_Handler>
- }
- sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
- 8001246: 2300 movs r3, #0
- 8001248: 61fb str r3, [r7, #28]
- sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
- 800124a: 2300 movs r3, #0
- 800124c: 627b str r3, [r7, #36] @ 0x24
- if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
- 800124e: f107 031c add.w r3, r7, #28
- 8001252: 4619 mov r1, r3
- 8001254: 4837 ldr r0, [pc, #220] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001256: f00f fa09 bl 801066c <HAL_TIMEx_MasterConfigSynchronization>
- 800125a: 4603 mov r3, r0
- 800125c: 2b00 cmp r3, #0
- 800125e: d001 beq.n 8001264 <MX_TIM3_Init+0x78>
- {
- Error_Handler();
- 8001260: f000 fdd6 bl 8001e10 <Error_Handler>
- }
- sConfigOC.OCMode = TIM_OCMODE_COMBINED_PWM1;
- 8001264: 4b35 ldr r3, [pc, #212] @ (800133c <MX_TIM3_Init+0x150>)
- 8001266: 603b str r3, [r7, #0]
- sConfigOC.Pulse = 500;
- 8001268: f44f 73fa mov.w r3, #500 @ 0x1f4
- 800126c: 607b str r3, [r7, #4]
- sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
- 800126e: 2300 movs r3, #0
- 8001270: 60bb str r3, [r7, #8]
- sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
- 8001272: 2300 movs r3, #0
- 8001274: 613b str r3, [r7, #16]
- if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
- 8001276: 463b mov r3, r7
- 8001278: 2200 movs r2, #0
- 800127a: 4619 mov r1, r3
- 800127c: 482d ldr r0, [pc, #180] @ (8001334 <MX_TIM3_Init+0x148>)
- 800127e: f00e f9e3 bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 8001282: 4603 mov r3, r0
- 8001284: 2b00 cmp r3, #0
- 8001286: d001 beq.n 800128c <MX_TIM3_Init+0xa0>
- {
- Error_Handler();
- 8001288: f000 fdc2 bl 8001e10 <Error_Handler>
- }
- __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
- 800128c: 4b29 ldr r3, [pc, #164] @ (8001334 <MX_TIM3_Init+0x148>)
- 800128e: 681b ldr r3, [r3, #0]
- 8001290: 699a ldr r2, [r3, #24]
- 8001292: 4b28 ldr r3, [pc, #160] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001294: 681b ldr r3, [r3, #0]
- 8001296: f022 0208 bic.w r2, r2, #8
- 800129a: 619a str r2, [r3, #24]
- sConfigOC.OCMode = TIM_OCMODE_PWM1;
- 800129c: 2360 movs r3, #96 @ 0x60
- 800129e: 603b str r3, [r7, #0]
- if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
- 80012a0: 463b mov r3, r7
- 80012a2: 2204 movs r2, #4
- 80012a4: 4619 mov r1, r3
- 80012a6: 4823 ldr r0, [pc, #140] @ (8001334 <MX_TIM3_Init+0x148>)
- 80012a8: f00e f9ce bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 80012ac: 4603 mov r3, r0
- 80012ae: 2b00 cmp r3, #0
- 80012b0: d001 beq.n 80012b6 <MX_TIM3_Init+0xca>
- {
- Error_Handler();
- 80012b2: f000 fdad bl 8001e10 <Error_Handler>
- }
- __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_2);
- 80012b6: 4b1f ldr r3, [pc, #124] @ (8001334 <MX_TIM3_Init+0x148>)
- 80012b8: 681b ldr r3, [r3, #0]
- 80012ba: 699a ldr r2, [r3, #24]
- 80012bc: 4b1d ldr r3, [pc, #116] @ (8001334 <MX_TIM3_Init+0x148>)
- 80012be: 681b ldr r3, [r3, #0]
- 80012c0: f422 6200 bic.w r2, r2, #2048 @ 0x800
- 80012c4: 619a str r2, [r3, #24]
- if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
- 80012c6: 463b mov r3, r7
- 80012c8: 2208 movs r2, #8
- 80012ca: 4619 mov r1, r3
- 80012cc: 4819 ldr r0, [pc, #100] @ (8001334 <MX_TIM3_Init+0x148>)
- 80012ce: f00e f9bb bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 80012d2: 4603 mov r3, r0
- 80012d4: 2b00 cmp r3, #0
- 80012d6: d001 beq.n 80012dc <MX_TIM3_Init+0xf0>
- {
- Error_Handler();
- 80012d8: f000 fd9a bl 8001e10 <Error_Handler>
- }
- __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_3);
- 80012dc: 4b15 ldr r3, [pc, #84] @ (8001334 <MX_TIM3_Init+0x148>)
- 80012de: 681b ldr r3, [r3, #0]
- 80012e0: 69da ldr r2, [r3, #28]
- 80012e2: 4b14 ldr r3, [pc, #80] @ (8001334 <MX_TIM3_Init+0x148>)
- 80012e4: 681b ldr r3, [r3, #0]
- 80012e6: f022 0208 bic.w r2, r2, #8
- 80012ea: 61da str r2, [r3, #28]
- if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
- 80012ec: 463b mov r3, r7
- 80012ee: 220c movs r2, #12
- 80012f0: 4619 mov r1, r3
- 80012f2: 4810 ldr r0, [pc, #64] @ (8001334 <MX_TIM3_Init+0x148>)
- 80012f4: f00e f9a8 bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 80012f8: 4603 mov r3, r0
- 80012fa: 2b00 cmp r3, #0
- 80012fc: d001 beq.n 8001302 <MX_TIM3_Init+0x116>
- {
- Error_Handler();
- 80012fe: f000 fd87 bl 8001e10 <Error_Handler>
- }
- __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_4);
- 8001302: 4b0c ldr r3, [pc, #48] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001304: 681b ldr r3, [r3, #0]
- 8001306: 69da ldr r2, [r3, #28]
- 8001308: 4b0a ldr r3, [pc, #40] @ (8001334 <MX_TIM3_Init+0x148>)
- 800130a: 681b ldr r3, [r3, #0]
- 800130c: f422 6200 bic.w r2, r2, #2048 @ 0x800
- 8001310: 61da str r2, [r3, #28]
- /* USER CODE BEGIN TIM3_Init 2 */
- memcpy(&motorXYTimerConfigOC, &sConfigOC, sizeof(TIM_OC_InitTypeDef));
- 8001312: 4b0b ldr r3, [pc, #44] @ (8001340 <MX_TIM3_Init+0x154>)
- 8001314: 461d mov r5, r3
- 8001316: 463c mov r4, r7
- 8001318: cc0f ldmia r4!, {r0, r1, r2, r3}
- 800131a: c50f stmia r5!, {r0, r1, r2, r3}
- 800131c: e894 0007 ldmia.w r4, {r0, r1, r2}
- 8001320: e885 0007 stmia.w r5, {r0, r1, r2}
- /* USER CODE END TIM3_Init 2 */
- HAL_TIM_MspPostInit(&htim3);
- 8001324: 4803 ldr r0, [pc, #12] @ (8001334 <MX_TIM3_Init+0x148>)
- 8001326: f002 fc01 bl 8003b2c <HAL_TIM_MspPostInit>
- }
- 800132a: bf00 nop
- 800132c: 3728 adds r7, #40 @ 0x28
- 800132e: 46bd mov sp, r7
- 8001330: bdb0 pop {r4, r5, r7, pc}
- 8001332: bf00 nop
- 8001334: 240004e4 .word 0x240004e4
- 8001338: 40000400 .word 0x40000400
- 800133c: 00010040 .word 0x00010040
- 8001340: 24000784 .word 0x24000784
- 08001344 <MX_TIM4_Init>:
- * @brief TIM4 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_TIM4_Init(void)
- {
- 8001344: b580 push {r7, lr}
- 8001346: b08c sub sp, #48 @ 0x30
- 8001348: af00 add r7, sp, #0
- /* USER CODE BEGIN TIM4_Init 0 */
- /* USER CODE END TIM4_Init 0 */
- TIM_ClockConfigTypeDef sClockSourceConfig = {0};
- 800134a: f107 0320 add.w r3, r7, #32
- 800134e: 2200 movs r2, #0
- 8001350: 601a str r2, [r3, #0]
- 8001352: 605a str r2, [r3, #4]
- 8001354: 609a str r2, [r3, #8]
- 8001356: 60da str r2, [r3, #12]
- TIM_MasterConfigTypeDef sMasterConfig = {0};
- 8001358: f107 0314 add.w r3, r7, #20
- 800135c: 2200 movs r2, #0
- 800135e: 601a str r2, [r3, #0]
- 8001360: 605a str r2, [r3, #4]
- 8001362: 609a str r2, [r3, #8]
- TIM_IC_InitTypeDef sConfigIC = {0};
- 8001364: 1d3b adds r3, r7, #4
- 8001366: 2200 movs r2, #0
- 8001368: 601a str r2, [r3, #0]
- 800136a: 605a str r2, [r3, #4]
- 800136c: 609a str r2, [r3, #8]
- 800136e: 60da str r2, [r3, #12]
- /* USER CODE BEGIN TIM4_Init 1 */
- /* USER CODE END TIM4_Init 1 */
- htim4.Instance = TIM4;
- 8001370: 4b31 ldr r3, [pc, #196] @ (8001438 <MX_TIM4_Init+0xf4>)
- 8001372: 4a32 ldr r2, [pc, #200] @ (800143c <MX_TIM4_Init+0xf8>)
- 8001374: 601a str r2, [r3, #0]
- htim4.Init.Prescaler = 19999;
- 8001376: 4b30 ldr r3, [pc, #192] @ (8001438 <MX_TIM4_Init+0xf4>)
- 8001378: f644 621f movw r2, #19999 @ 0x4e1f
- 800137c: 605a str r2, [r3, #4]
- htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
- 800137e: 4b2e ldr r3, [pc, #184] @ (8001438 <MX_TIM4_Init+0xf4>)
- 8001380: 2200 movs r2, #0
- 8001382: 609a str r2, [r3, #8]
- htim4.Init.Period = 9999;
- 8001384: 4b2c ldr r3, [pc, #176] @ (8001438 <MX_TIM4_Init+0xf4>)
- 8001386: f242 720f movw r2, #9999 @ 0x270f
- 800138a: 60da str r2, [r3, #12]
- htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
- 800138c: 4b2a ldr r3, [pc, #168] @ (8001438 <MX_TIM4_Init+0xf4>)
- 800138e: 2200 movs r2, #0
- 8001390: 611a str r2, [r3, #16]
- htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
- 8001392: 4b29 ldr r3, [pc, #164] @ (8001438 <MX_TIM4_Init+0xf4>)
- 8001394: 2280 movs r2, #128 @ 0x80
- 8001396: 619a str r2, [r3, #24]
- if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
- 8001398: 4827 ldr r0, [pc, #156] @ (8001438 <MX_TIM4_Init+0xf4>)
- 800139a: f00d fac3 bl 800e924 <HAL_TIM_Base_Init>
- 800139e: 4603 mov r3, r0
- 80013a0: 2b00 cmp r3, #0
- 80013a2: d001 beq.n 80013a8 <MX_TIM4_Init+0x64>
- {
- Error_Handler();
- 80013a4: f000 fd34 bl 8001e10 <Error_Handler>
- }
- sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
- 80013a8: f44f 5380 mov.w r3, #4096 @ 0x1000
- 80013ac: 623b str r3, [r7, #32]
- if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
- 80013ae: f107 0320 add.w r3, r7, #32
- 80013b2: 4619 mov r1, r3
- 80013b4: 4820 ldr r0, [pc, #128] @ (8001438 <MX_TIM4_Init+0xf4>)
- 80013b6: f00e fa5b bl 800f870 <HAL_TIM_ConfigClockSource>
- 80013ba: 4603 mov r3, r0
- 80013bc: 2b00 cmp r3, #0
- 80013be: d001 beq.n 80013c4 <MX_TIM4_Init+0x80>
- {
- Error_Handler();
- 80013c0: f000 fd26 bl 8001e10 <Error_Handler>
- }
- if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
- 80013c4: 481c ldr r0, [pc, #112] @ (8001438 <MX_TIM4_Init+0xf4>)
- 80013c6: f00d fde9 bl 800ef9c <HAL_TIM_IC_Init>
- 80013ca: 4603 mov r3, r0
- 80013cc: 2b00 cmp r3, #0
- 80013ce: d001 beq.n 80013d4 <MX_TIM4_Init+0x90>
- {
- Error_Handler();
- 80013d0: f000 fd1e bl 8001e10 <Error_Handler>
- }
- sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
- 80013d4: 2300 movs r3, #0
- 80013d6: 617b str r3, [r7, #20]
- sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
- 80013d8: 2300 movs r3, #0
- 80013da: 61fb str r3, [r7, #28]
- if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
- 80013dc: f107 0314 add.w r3, r7, #20
- 80013e0: 4619 mov r1, r3
- 80013e2: 4815 ldr r0, [pc, #84] @ (8001438 <MX_TIM4_Init+0xf4>)
- 80013e4: f00f f942 bl 801066c <HAL_TIMEx_MasterConfigSynchronization>
- 80013e8: 4603 mov r3, r0
- 80013ea: 2b00 cmp r3, #0
- 80013ec: d001 beq.n 80013f2 <MX_TIM4_Init+0xae>
- {
- Error_Handler();
- 80013ee: f000 fd0f bl 8001e10 <Error_Handler>
- }
- sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
- 80013f2: 2300 movs r3, #0
- 80013f4: 607b str r3, [r7, #4]
- sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
- 80013f6: 2301 movs r3, #1
- 80013f8: 60bb str r3, [r7, #8]
- sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
- 80013fa: 2300 movs r3, #0
- 80013fc: 60fb str r3, [r7, #12]
- sConfigIC.ICFilter = 0;
- 80013fe: 2300 movs r3, #0
- 8001400: 613b str r3, [r7, #16]
- if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
- 8001402: 1d3b adds r3, r7, #4
- 8001404: 2208 movs r2, #8
- 8001406: 4619 mov r1, r3
- 8001408: 480b ldr r0, [pc, #44] @ (8001438 <MX_TIM4_Init+0xf4>)
- 800140a: f00e f880 bl 800f50e <HAL_TIM_IC_ConfigChannel>
- 800140e: 4603 mov r3, r0
- 8001410: 2b00 cmp r3, #0
- 8001412: d001 beq.n 8001418 <MX_TIM4_Init+0xd4>
- {
- Error_Handler();
- 8001414: f000 fcfc bl 8001e10 <Error_Handler>
- }
- if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
- 8001418: 1d3b adds r3, r7, #4
- 800141a: 220c movs r2, #12
- 800141c: 4619 mov r1, r3
- 800141e: 4806 ldr r0, [pc, #24] @ (8001438 <MX_TIM4_Init+0xf4>)
- 8001420: f00e f875 bl 800f50e <HAL_TIM_IC_ConfigChannel>
- 8001424: 4603 mov r3, r0
- 8001426: 2b00 cmp r3, #0
- 8001428: d001 beq.n 800142e <MX_TIM4_Init+0xea>
- {
- Error_Handler();
- 800142a: f000 fcf1 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN TIM4_Init 2 */
- /* USER CODE END TIM4_Init 2 */
- }
- 800142e: bf00 nop
- 8001430: 3730 adds r7, #48 @ 0x30
- 8001432: 46bd mov sp, r7
- 8001434: bd80 pop {r7, pc}
- 8001436: bf00 nop
- 8001438: 24000530 .word 0x24000530
- 800143c: 40000800 .word 0x40000800
- 08001440 <MX_UART8_Init>:
- * @brief UART8 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_UART8_Init(void)
- {
- 8001440: b580 push {r7, lr}
- 8001442: af00 add r7, sp, #0
- /* USER CODE END UART8_Init 0 */
- /* USER CODE BEGIN UART8_Init 1 */
- /* USER CODE END UART8_Init 1 */
- huart8.Instance = UART8;
- 8001444: 4b22 ldr r3, [pc, #136] @ (80014d0 <MX_UART8_Init+0x90>)
- 8001446: 4a23 ldr r2, [pc, #140] @ (80014d4 <MX_UART8_Init+0x94>)
- 8001448: 601a str r2, [r3, #0]
- huart8.Init.BaudRate = 115200;
- 800144a: 4b21 ldr r3, [pc, #132] @ (80014d0 <MX_UART8_Init+0x90>)
- 800144c: f44f 32e1 mov.w r2, #115200 @ 0x1c200
- 8001450: 605a str r2, [r3, #4]
- huart8.Init.WordLength = UART_WORDLENGTH_8B;
- 8001452: 4b1f ldr r3, [pc, #124] @ (80014d0 <MX_UART8_Init+0x90>)
- 8001454: 2200 movs r2, #0
- 8001456: 609a str r2, [r3, #8]
- huart8.Init.StopBits = UART_STOPBITS_1;
- 8001458: 4b1d ldr r3, [pc, #116] @ (80014d0 <MX_UART8_Init+0x90>)
- 800145a: 2200 movs r2, #0
- 800145c: 60da str r2, [r3, #12]
- huart8.Init.Parity = UART_PARITY_NONE;
- 800145e: 4b1c ldr r3, [pc, #112] @ (80014d0 <MX_UART8_Init+0x90>)
- 8001460: 2200 movs r2, #0
- 8001462: 611a str r2, [r3, #16]
- huart8.Init.Mode = UART_MODE_TX_RX;
- 8001464: 4b1a ldr r3, [pc, #104] @ (80014d0 <MX_UART8_Init+0x90>)
- 8001466: 220c movs r2, #12
- 8001468: 615a str r2, [r3, #20]
- huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
- 800146a: 4b19 ldr r3, [pc, #100] @ (80014d0 <MX_UART8_Init+0x90>)
- 800146c: 2200 movs r2, #0
- 800146e: 619a str r2, [r3, #24]
- huart8.Init.OverSampling = UART_OVERSAMPLING_16;
- 8001470: 4b17 ldr r3, [pc, #92] @ (80014d0 <MX_UART8_Init+0x90>)
- 8001472: 2200 movs r2, #0
- 8001474: 61da str r2, [r3, #28]
- huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
- 8001476: 4b16 ldr r3, [pc, #88] @ (80014d0 <MX_UART8_Init+0x90>)
- 8001478: 2200 movs r2, #0
- 800147a: 621a str r2, [r3, #32]
- huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
- 800147c: 4b14 ldr r3, [pc, #80] @ (80014d0 <MX_UART8_Init+0x90>)
- 800147e: 2200 movs r2, #0
- 8001480: 625a str r2, [r3, #36] @ 0x24
- huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
- 8001482: 4b13 ldr r3, [pc, #76] @ (80014d0 <MX_UART8_Init+0x90>)
- 8001484: 2200 movs r2, #0
- 8001486: 629a str r2, [r3, #40] @ 0x28
- if (HAL_UART_Init(&huart8) != HAL_OK)
- 8001488: 4811 ldr r0, [pc, #68] @ (80014d0 <MX_UART8_Init+0x90>)
- 800148a: f00f fa19 bl 80108c0 <HAL_UART_Init>
- 800148e: 4603 mov r3, r0
- 8001490: 2b00 cmp r3, #0
- 8001492: d001 beq.n 8001498 <MX_UART8_Init+0x58>
- {
- Error_Handler();
- 8001494: f000 fcbc bl 8001e10 <Error_Handler>
- }
- if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
- 8001498: 2100 movs r1, #0
- 800149a: 480d ldr r0, [pc, #52] @ (80014d0 <MX_UART8_Init+0x90>)
- 800149c: f011 ff47 bl 801332e <HAL_UARTEx_SetTxFifoThreshold>
- 80014a0: 4603 mov r3, r0
- 80014a2: 2b00 cmp r3, #0
- 80014a4: d001 beq.n 80014aa <MX_UART8_Init+0x6a>
- {
- Error_Handler();
- 80014a6: f000 fcb3 bl 8001e10 <Error_Handler>
- }
- if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
- 80014aa: 2100 movs r1, #0
- 80014ac: 4808 ldr r0, [pc, #32] @ (80014d0 <MX_UART8_Init+0x90>)
- 80014ae: f011 ff7c bl 80133aa <HAL_UARTEx_SetRxFifoThreshold>
- 80014b2: 4603 mov r3, r0
- 80014b4: 2b00 cmp r3, #0
- 80014b6: d001 beq.n 80014bc <MX_UART8_Init+0x7c>
- {
- Error_Handler();
- 80014b8: f000 fcaa bl 8001e10 <Error_Handler>
- }
- if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
- 80014bc: 4804 ldr r0, [pc, #16] @ (80014d0 <MX_UART8_Init+0x90>)
- 80014be: f011 fefd bl 80132bc <HAL_UARTEx_DisableFifoMode>
- 80014c2: 4603 mov r3, r0
- 80014c4: 2b00 cmp r3, #0
- 80014c6: d001 beq.n 80014cc <MX_UART8_Init+0x8c>
- {
- Error_Handler();
- 80014c8: f000 fca2 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN UART8_Init 2 */
- /* USER CODE END UART8_Init 2 */
- }
- 80014cc: bf00 nop
- 80014ce: bd80 pop {r7, pc}
- 80014d0: 2400057c .word 0x2400057c
- 80014d4: 40007c00 .word 0x40007c00
- 080014d8 <MX_USART1_UART_Init>:
- * @brief USART1 Initialization Function
- * @param None
- * @retval None
- */
- static void MX_USART1_UART_Init(void)
- {
- 80014d8: b580 push {r7, lr}
- 80014da: af00 add r7, sp, #0
- /* USER CODE END USART1_Init 0 */
- /* USER CODE BEGIN USART1_Init 1 */
- /* USER CODE END USART1_Init 1 */
- huart1.Instance = USART1;
- 80014dc: 4b24 ldr r3, [pc, #144] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 80014de: 4a25 ldr r2, [pc, #148] @ (8001574 <MX_USART1_UART_Init+0x9c>)
- 80014e0: 601a str r2, [r3, #0]
- huart1.Init.BaudRate = 115200;
- 80014e2: 4b23 ldr r3, [pc, #140] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 80014e4: f44f 32e1 mov.w r2, #115200 @ 0x1c200
- 80014e8: 605a str r2, [r3, #4]
- huart1.Init.WordLength = UART_WORDLENGTH_8B;
- 80014ea: 4b21 ldr r3, [pc, #132] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 80014ec: 2200 movs r2, #0
- 80014ee: 609a str r2, [r3, #8]
- huart1.Init.StopBits = UART_STOPBITS_1;
- 80014f0: 4b1f ldr r3, [pc, #124] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 80014f2: 2200 movs r2, #0
- 80014f4: 60da str r2, [r3, #12]
- huart1.Init.Parity = UART_PARITY_NONE;
- 80014f6: 4b1e ldr r3, [pc, #120] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 80014f8: 2200 movs r2, #0
- 80014fa: 611a str r2, [r3, #16]
- huart1.Init.Mode = UART_MODE_TX_RX;
- 80014fc: 4b1c ldr r3, [pc, #112] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 80014fe: 220c movs r2, #12
- 8001500: 615a str r2, [r3, #20]
- huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
- 8001502: 4b1b ldr r3, [pc, #108] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 8001504: 2200 movs r2, #0
- 8001506: 619a str r2, [r3, #24]
- huart1.Init.OverSampling = UART_OVERSAMPLING_16;
- 8001508: 4b19 ldr r3, [pc, #100] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 800150a: 2200 movs r2, #0
- 800150c: 61da str r2, [r3, #28]
- huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
- 800150e: 4b18 ldr r3, [pc, #96] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 8001510: 2200 movs r2, #0
- 8001512: 621a str r2, [r3, #32]
- huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
- 8001514: 4b16 ldr r3, [pc, #88] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 8001516: 2200 movs r2, #0
- 8001518: 625a str r2, [r3, #36] @ 0x24
- huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT;
- 800151a: 4b15 ldr r3, [pc, #84] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 800151c: 2201 movs r2, #1
- 800151e: 629a str r2, [r3, #40] @ 0x28
- huart1.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
- 8001520: 4b13 ldr r3, [pc, #76] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 8001522: f44f 3200 mov.w r2, #131072 @ 0x20000
- 8001526: 62da str r2, [r3, #44] @ 0x2c
- if (HAL_UART_Init(&huart1) != HAL_OK)
- 8001528: 4811 ldr r0, [pc, #68] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 800152a: f00f f9c9 bl 80108c0 <HAL_UART_Init>
- 800152e: 4603 mov r3, r0
- 8001530: 2b00 cmp r3, #0
- 8001532: d001 beq.n 8001538 <MX_USART1_UART_Init+0x60>
- {
- Error_Handler();
- 8001534: f000 fc6c bl 8001e10 <Error_Handler>
- }
- if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
- 8001538: 2100 movs r1, #0
- 800153a: 480d ldr r0, [pc, #52] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 800153c: f011 fef7 bl 801332e <HAL_UARTEx_SetTxFifoThreshold>
- 8001540: 4603 mov r3, r0
- 8001542: 2b00 cmp r3, #0
- 8001544: d001 beq.n 800154a <MX_USART1_UART_Init+0x72>
- {
- Error_Handler();
- 8001546: f000 fc63 bl 8001e10 <Error_Handler>
- }
- if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
- 800154a: 2100 movs r1, #0
- 800154c: 4808 ldr r0, [pc, #32] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 800154e: f011 ff2c bl 80133aa <HAL_UARTEx_SetRxFifoThreshold>
- 8001552: 4603 mov r3, r0
- 8001554: 2b00 cmp r3, #0
- 8001556: d001 beq.n 800155c <MX_USART1_UART_Init+0x84>
- {
- Error_Handler();
- 8001558: f000 fc5a bl 8001e10 <Error_Handler>
- }
- if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
- 800155c: 4804 ldr r0, [pc, #16] @ (8001570 <MX_USART1_UART_Init+0x98>)
- 800155e: f011 fead bl 80132bc <HAL_UARTEx_DisableFifoMode>
- 8001562: 4603 mov r3, r0
- 8001564: 2b00 cmp r3, #0
- 8001566: d001 beq.n 800156c <MX_USART1_UART_Init+0x94>
- {
- Error_Handler();
- 8001568: f000 fc52 bl 8001e10 <Error_Handler>
- }
- /* USER CODE BEGIN USART1_Init 2 */
- /* USER CODE END USART1_Init 2 */
- }
- 800156c: bf00 nop
- 800156e: bd80 pop {r7, pc}
- 8001570: 24000610 .word 0x24000610
- 8001574: 40011000 .word 0x40011000
- 08001578 <MX_DMA_Init>:
- /**
- * Enable DMA controller clock
- */
- static void MX_DMA_Init(void)
- {
- 8001578: b580 push {r7, lr}
- 800157a: b082 sub sp, #8
- 800157c: af00 add r7, sp, #0
- /* DMA controller clock enable */
- __HAL_RCC_DMA1_CLK_ENABLE();
- 800157e: 4b15 ldr r3, [pc, #84] @ (80015d4 <MX_DMA_Init+0x5c>)
- 8001580: f8d3 30d8 ldr.w r3, [r3, #216] @ 0xd8
- 8001584: 4a13 ldr r2, [pc, #76] @ (80015d4 <MX_DMA_Init+0x5c>)
- 8001586: f043 0301 orr.w r3, r3, #1
- 800158a: f8c2 30d8 str.w r3, [r2, #216] @ 0xd8
- 800158e: 4b11 ldr r3, [pc, #68] @ (80015d4 <MX_DMA_Init+0x5c>)
- 8001590: f8d3 30d8 ldr.w r3, [r3, #216] @ 0xd8
- 8001594: f003 0301 and.w r3, r3, #1
- 8001598: 607b str r3, [r7, #4]
- 800159a: 687b ldr r3, [r7, #4]
- /* DMA interrupt init */
- /* DMA1_Stream0_IRQn interrupt configuration */
- HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
- 800159c: 2200 movs r2, #0
- 800159e: 2105 movs r1, #5
- 80015a0: 200b movs r0, #11
- 80015a2: f005 fdc1 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
- 80015a6: 200b movs r0, #11
- 80015a8: f005 fdd8 bl 800715c <HAL_NVIC_EnableIRQ>
- /* DMA1_Stream1_IRQn interrupt configuration */
- HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
- 80015ac: 2200 movs r2, #0
- 80015ae: 2105 movs r1, #5
- 80015b0: 200c movs r0, #12
- 80015b2: f005 fdb9 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
- 80015b6: 200c movs r0, #12
- 80015b8: f005 fdd0 bl 800715c <HAL_NVIC_EnableIRQ>
- /* DMA1_Stream2_IRQn interrupt configuration */
- HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
- 80015bc: 2200 movs r2, #0
- 80015be: 2105 movs r1, #5
- 80015c0: 200d movs r0, #13
- 80015c2: f005 fdb1 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
- 80015c6: 200d movs r0, #13
- 80015c8: f005 fdc8 bl 800715c <HAL_NVIC_EnableIRQ>
- }
- 80015cc: bf00 nop
- 80015ce: 3708 adds r7, #8
- 80015d0: 46bd mov sp, r7
- 80015d2: bd80 pop {r7, pc}
- 80015d4: 58024400 .word 0x58024400
- 080015d8 <MX_GPIO_Init>:
- * @brief GPIO Initialization Function
- * @param None
- * @retval None
- */
- static void MX_GPIO_Init(void)
- {
- 80015d8: b580 push {r7, lr}
- 80015da: b08c sub sp, #48 @ 0x30
- 80015dc: af00 add r7, sp, #0
- GPIO_InitTypeDef GPIO_InitStruct = {0};
- 80015de: f107 031c add.w r3, r7, #28
- 80015e2: 2200 movs r2, #0
- 80015e4: 601a str r2, [r3, #0]
- 80015e6: 605a str r2, [r3, #4]
- 80015e8: 609a str r2, [r3, #8]
- 80015ea: 60da str r2, [r3, #12]
- 80015ec: 611a str r2, [r3, #16]
- /* USER CODE BEGIN MX_GPIO_Init_1 */
- /* USER CODE END MX_GPIO_Init_1 */
- /* GPIO Ports Clock Enable */
- __HAL_RCC_GPIOH_CLK_ENABLE();
- 80015ee: 4b58 ldr r3, [pc, #352] @ (8001750 <MX_GPIO_Init+0x178>)
- 80015f0: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80015f4: 4a56 ldr r2, [pc, #344] @ (8001750 <MX_GPIO_Init+0x178>)
- 80015f6: f043 0380 orr.w r3, r3, #128 @ 0x80
- 80015fa: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80015fe: 4b54 ldr r3, [pc, #336] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001600: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8001604: f003 0380 and.w r3, r3, #128 @ 0x80
- 8001608: 61bb str r3, [r7, #24]
- 800160a: 69bb ldr r3, [r7, #24]
- __HAL_RCC_GPIOC_CLK_ENABLE();
- 800160c: 4b50 ldr r3, [pc, #320] @ (8001750 <MX_GPIO_Init+0x178>)
- 800160e: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8001612: 4a4f ldr r2, [pc, #316] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001614: f043 0304 orr.w r3, r3, #4
- 8001618: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 800161c: 4b4c ldr r3, [pc, #304] @ (8001750 <MX_GPIO_Init+0x178>)
- 800161e: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8001622: f003 0304 and.w r3, r3, #4
- 8001626: 617b str r3, [r7, #20]
- 8001628: 697b ldr r3, [r7, #20]
- __HAL_RCC_GPIOA_CLK_ENABLE();
- 800162a: 4b49 ldr r3, [pc, #292] @ (8001750 <MX_GPIO_Init+0x178>)
- 800162c: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8001630: 4a47 ldr r2, [pc, #284] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001632: f043 0301 orr.w r3, r3, #1
- 8001636: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 800163a: 4b45 ldr r3, [pc, #276] @ (8001750 <MX_GPIO_Init+0x178>)
- 800163c: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8001640: f003 0301 and.w r3, r3, #1
- 8001644: 613b str r3, [r7, #16]
- 8001646: 693b ldr r3, [r7, #16]
- __HAL_RCC_GPIOB_CLK_ENABLE();
- 8001648: 4b41 ldr r3, [pc, #260] @ (8001750 <MX_GPIO_Init+0x178>)
- 800164a: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800164e: 4a40 ldr r2, [pc, #256] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001650: f043 0302 orr.w r3, r3, #2
- 8001654: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8001658: 4b3d ldr r3, [pc, #244] @ (8001750 <MX_GPIO_Init+0x178>)
- 800165a: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800165e: f003 0302 and.w r3, r3, #2
- 8001662: 60fb str r3, [r7, #12]
- 8001664: 68fb ldr r3, [r7, #12]
- __HAL_RCC_GPIOE_CLK_ENABLE();
- 8001666: 4b3a ldr r3, [pc, #232] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001668: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800166c: 4a38 ldr r2, [pc, #224] @ (8001750 <MX_GPIO_Init+0x178>)
- 800166e: f043 0310 orr.w r3, r3, #16
- 8001672: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8001676: 4b36 ldr r3, [pc, #216] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001678: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800167c: f003 0310 and.w r3, r3, #16
- 8001680: 60bb str r3, [r7, #8]
- 8001682: 68bb ldr r3, [r7, #8]
- __HAL_RCC_GPIOD_CLK_ENABLE();
- 8001684: 4b32 ldr r3, [pc, #200] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001686: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800168a: 4a31 ldr r2, [pc, #196] @ (8001750 <MX_GPIO_Init+0x178>)
- 800168c: f043 0308 orr.w r3, r3, #8
- 8001690: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8001694: 4b2e ldr r3, [pc, #184] @ (8001750 <MX_GPIO_Init+0x178>)
- 8001696: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800169a: f003 0308 and.w r3, r3, #8
- 800169e: 607b str r3, [r7, #4]
- 80016a0: 687b ldr r3, [r7, #4]
- /*Configure GPIO pin Output Level */
- HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
- 80016a2: 2200 movs r2, #0
- 80016a4: f24e 7180 movw r1, #59264 @ 0xe780
- 80016a8: 482a ldr r0, [pc, #168] @ (8001754 <MX_GPIO_Init+0x17c>)
- 80016aa: f009 fa37 bl 800ab1c <HAL_GPIO_WritePin>
- |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
- /*Configure GPIO pin Output Level */
- HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
- 80016ae: 2200 movs r2, #0
- 80016b0: 21f0 movs r1, #240 @ 0xf0
- 80016b2: 4829 ldr r0, [pc, #164] @ (8001758 <MX_GPIO_Init+0x180>)
- 80016b4: f009 fa32 bl 800ab1c <HAL_GPIO_WritePin>
- /*Configure GPIO pins : PE7 PE8 PE9 PE10
- PE13 PE14 PE15 */
- GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
- 80016b8: f24e 7380 movw r3, #59264 @ 0xe780
- 80016bc: 61fb str r3, [r7, #28]
- |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
- GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
- 80016be: 2301 movs r3, #1
- 80016c0: 623b str r3, [r7, #32]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80016c2: 2300 movs r3, #0
- 80016c4: 627b str r3, [r7, #36] @ 0x24
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- 80016c6: 2300 movs r3, #0
- 80016c8: 62bb str r3, [r7, #40] @ 0x28
- HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
- 80016ca: f107 031c add.w r3, r7, #28
- 80016ce: 4619 mov r1, r3
- 80016d0: 4820 ldr r0, [pc, #128] @ (8001754 <MX_GPIO_Init+0x17c>)
- 80016d2: f009 f85b bl 800a78c <HAL_GPIO_Init>
- /*Configure GPIO pins : PD8 PD9 PD10 PD11
- PD12 PD13 */
- GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
- 80016d6: f44f 537c mov.w r3, #16128 @ 0x3f00
- 80016da: 61fb str r3, [r7, #28]
- |GPIO_PIN_12|GPIO_PIN_13;
- GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
- 80016dc: f44f 1344 mov.w r3, #3211264 @ 0x310000
- 80016e0: 623b str r3, [r7, #32]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80016e2: 2300 movs r3, #0
- 80016e4: 627b str r3, [r7, #36] @ 0x24
- HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
- 80016e6: f107 031c add.w r3, r7, #28
- 80016ea: 4619 mov r1, r3
- 80016ec: 481a ldr r0, [pc, #104] @ (8001758 <MX_GPIO_Init+0x180>)
- 80016ee: f009 f84d bl 800a78c <HAL_GPIO_Init>
- /*Configure GPIO pin : PD3 */
- GPIO_InitStruct.Pin = GPIO_PIN_3;
- 80016f2: 2308 movs r3, #8
- 80016f4: 61fb str r3, [r7, #28]
- GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
- 80016f6: 2300 movs r3, #0
- 80016f8: 623b str r3, [r7, #32]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80016fa: 2300 movs r3, #0
- 80016fc: 627b str r3, [r7, #36] @ 0x24
- HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
- 80016fe: f107 031c add.w r3, r7, #28
- 8001702: 4619 mov r1, r3
- 8001704: 4814 ldr r0, [pc, #80] @ (8001758 <MX_GPIO_Init+0x180>)
- 8001706: f009 f841 bl 800a78c <HAL_GPIO_Init>
- /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
- GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
- 800170a: 23f0 movs r3, #240 @ 0xf0
- 800170c: 61fb str r3, [r7, #28]
- GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
- 800170e: 2301 movs r3, #1
- 8001710: 623b str r3, [r7, #32]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8001712: 2300 movs r3, #0
- 8001714: 627b str r3, [r7, #36] @ 0x24
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- 8001716: 2300 movs r3, #0
- 8001718: 62bb str r3, [r7, #40] @ 0x28
- HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
- 800171a: f107 031c add.w r3, r7, #28
- 800171e: 4619 mov r1, r3
- 8001720: 480d ldr r0, [pc, #52] @ (8001758 <MX_GPIO_Init+0x180>)
- 8001722: f009 f833 bl 800a78c <HAL_GPIO_Init>
- /* EXTI interrupt init*/
- HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
- 8001726: 2200 movs r2, #0
- 8001728: 2105 movs r1, #5
- 800172a: 2017 movs r0, #23
- 800172c: f005 fcfc bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
- 8001730: 2017 movs r0, #23
- 8001732: f005 fd13 bl 800715c <HAL_NVIC_EnableIRQ>
- HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
- 8001736: 2200 movs r2, #0
- 8001738: 2105 movs r1, #5
- 800173a: 2028 movs r0, #40 @ 0x28
- 800173c: f005 fcf4 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
- 8001740: 2028 movs r0, #40 @ 0x28
- 8001742: f005 fd0b bl 800715c <HAL_NVIC_EnableIRQ>
- /* USER CODE BEGIN MX_GPIO_Init_2 */
- /* USER CODE END MX_GPIO_Init_2 */
- }
- 8001746: bf00 nop
- 8001748: 3730 adds r7, #48 @ 0x30
- 800174a: 46bd mov sp, r7
- 800174c: bd80 pop {r7, pc}
- 800174e: bf00 nop
- 8001750: 58024400 .word 0x58024400
- 8001754: 58021000 .word 0x58021000
- 8001758: 58020c00 .word 0x58020c00
- 0800175c <HAL_ADC_ConvCpltCallback>:
- /* USER CODE BEGIN 4 */
- void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
- {
- 800175c: b580 push {r7, lr}
- 800175e: b08e sub sp, #56 @ 0x38
- 8001760: af00 add r7, sp, #0
- 8001762: 6078 str r0, [r7, #4]
- if(hadc->Instance == ADC1)
- 8001764: 687b ldr r3, [r7, #4]
- 8001766: 681b ldr r3, [r3, #0]
- 8001768: 4a67 ldr r2, [pc, #412] @ (8001908 <HAL_ADC_ConvCpltCallback+0x1ac>)
- 800176a: 4293 cmp r3, r2
- 800176c: d13f bne.n 80017ee <HAL_ADC_ConvCpltCallback+0x92>
- {
- DbgLEDToggle(DBG_LED4);
- 800176e: 2080 movs r0, #128 @ 0x80
- 8001770: f001 fada bl 8002d28 <DbgLEDToggle>
- SCB_InvalidateDCache_by_Addr((uint32_t*)(((uint32_t)adc1Data.adcDataBuffer) & ~(uint32_t)0x1F), __SCB_DCACHE_LINE_SIZE);
- 8001774: 4b65 ldr r3, [pc, #404] @ (800190c <HAL_ADC_ConvCpltCallback+0x1b0>)
- 8001776: f023 031f bic.w r3, r3, #31
- 800177a: 637b str r3, [r7, #52] @ 0x34
- 800177c: 2320 movs r3, #32
- 800177e: 633b str r3, [r7, #48] @ 0x30
- \param[in] dsize size of memory block (in number of bytes)
- */
- __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
- {
- #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
- if ( dsize > 0 ) {
- 8001780: 6b3b ldr r3, [r7, #48] @ 0x30
- 8001782: 2b00 cmp r3, #0
- 8001784: dd1d ble.n 80017c2 <HAL_ADC_ConvCpltCallback+0x66>
- int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
- 8001786: 6b7b ldr r3, [r7, #52] @ 0x34
- 8001788: f003 021f and.w r2, r3, #31
- 800178c: 6b3b ldr r3, [r7, #48] @ 0x30
- 800178e: 4413 add r3, r2
- 8001790: 62fb str r3, [r7, #44] @ 0x2c
- uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
- 8001792: 6b7b ldr r3, [r7, #52] @ 0x34
- 8001794: 62bb str r3, [r7, #40] @ 0x28
- __ASM volatile ("dsb 0xF":::"memory");
- 8001796: f3bf 8f4f dsb sy
- }
- 800179a: bf00 nop
-
- __DSB();
- do {
- SCB->DCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */
- 800179c: 4a5c ldr r2, [pc, #368] @ (8001910 <HAL_ADC_ConvCpltCallback+0x1b4>)
- 800179e: 6abb ldr r3, [r7, #40] @ 0x28
- 80017a0: f8c2 325c str.w r3, [r2, #604] @ 0x25c
- op_addr += __SCB_DCACHE_LINE_SIZE;
- 80017a4: 6abb ldr r3, [r7, #40] @ 0x28
- 80017a6: 3320 adds r3, #32
- 80017a8: 62bb str r3, [r7, #40] @ 0x28
- op_size -= __SCB_DCACHE_LINE_SIZE;
- 80017aa: 6afb ldr r3, [r7, #44] @ 0x2c
- 80017ac: 3b20 subs r3, #32
- 80017ae: 62fb str r3, [r7, #44] @ 0x2c
- } while ( op_size > 0 );
- 80017b0: 6afb ldr r3, [r7, #44] @ 0x2c
- 80017b2: 2b00 cmp r3, #0
- 80017b4: dcf2 bgt.n 800179c <HAL_ADC_ConvCpltCallback+0x40>
- __ASM volatile ("dsb 0xF":::"memory");
- 80017b6: f3bf 8f4f dsb sy
- }
- 80017ba: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 80017bc: f3bf 8f6f isb sy
- }
- 80017c0: bf00 nop
- __DSB();
- __ISB();
- }
- #endif
- }
- 80017c2: bf00 nop
- if(adc1MeasDataQueue != NULL)
- 80017c4: 4b53 ldr r3, [pc, #332] @ (8001914 <HAL_ADC_ConvCpltCallback+0x1b8>)
- 80017c6: 681b ldr r3, [r3, #0]
- 80017c8: 2b00 cmp r3, #0
- 80017ca: d006 beq.n 80017da <HAL_ADC_ConvCpltCallback+0x7e>
- {
- osMessageQueuePut(adc1MeasDataQueue, &adc1Data, 0, 0);
- 80017cc: 4b51 ldr r3, [pc, #324] @ (8001914 <HAL_ADC_ConvCpltCallback+0x1b8>)
- 80017ce: 6818 ldr r0, [r3, #0]
- 80017d0: 2300 movs r3, #0
- 80017d2: 2200 movs r2, #0
- 80017d4: 494d ldr r1, [pc, #308] @ (800190c <HAL_ADC_ConvCpltCallback+0x1b0>)
- 80017d6: f012 fa79 bl 8013ccc <osMessageQueuePut>
- }
- if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1Data.adcDataBuffer, ADC1LastData) != HAL_OK)
- 80017da: 2207 movs r2, #7
- 80017dc: 494b ldr r1, [pc, #300] @ (800190c <HAL_ADC_ConvCpltCallback+0x1b0>)
- 80017de: 484e ldr r0, [pc, #312] @ (8001918 <HAL_ADC_ConvCpltCallback+0x1bc>)
- 80017e0: f004 f9fe bl 8005be0 <HAL_ADC_Start_DMA>
- 80017e4: 4603 mov r3, r0
- 80017e6: 2b00 cmp r3, #0
- 80017e8: d001 beq.n 80017ee <HAL_ADC_ConvCpltCallback+0x92>
- {
- Error_Handler();
- 80017ea: f000 fb11 bl 8001e10 <Error_Handler>
- }
- }
- if(hadc->Instance == ADC2)
- 80017ee: 687b ldr r3, [r7, #4]
- 80017f0: 681b ldr r3, [r3, #0]
- 80017f2: 4a4a ldr r2, [pc, #296] @ (800191c <HAL_ADC_ConvCpltCallback+0x1c0>)
- 80017f4: 4293 cmp r3, r2
- 80017f6: d13c bne.n 8001872 <HAL_ADC_ConvCpltCallback+0x116>
- {
- SCB_InvalidateDCache_by_Addr((uint32_t*)(((uint32_t)adc2Data.adcDataBuffer) & ~(uint32_t)0x1F), __SCB_DCACHE_LINE_SIZE);
- 80017f8: 4b49 ldr r3, [pc, #292] @ (8001920 <HAL_ADC_ConvCpltCallback+0x1c4>)
- 80017fa: f023 031f bic.w r3, r3, #31
- 80017fe: 627b str r3, [r7, #36] @ 0x24
- 8001800: 2320 movs r3, #32
- 8001802: 623b str r3, [r7, #32]
- if ( dsize > 0 ) {
- 8001804: 6a3b ldr r3, [r7, #32]
- 8001806: 2b00 cmp r3, #0
- 8001808: dd1d ble.n 8001846 <HAL_ADC_ConvCpltCallback+0xea>
- int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
- 800180a: 6a7b ldr r3, [r7, #36] @ 0x24
- 800180c: f003 021f and.w r2, r3, #31
- 8001810: 6a3b ldr r3, [r7, #32]
- 8001812: 4413 add r3, r2
- 8001814: 61fb str r3, [r7, #28]
- uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
- 8001816: 6a7b ldr r3, [r7, #36] @ 0x24
- 8001818: 61bb str r3, [r7, #24]
- __ASM volatile ("dsb 0xF":::"memory");
- 800181a: f3bf 8f4f dsb sy
- }
- 800181e: bf00 nop
- SCB->DCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */
- 8001820: 4a3b ldr r2, [pc, #236] @ (8001910 <HAL_ADC_ConvCpltCallback+0x1b4>)
- 8001822: 69bb ldr r3, [r7, #24]
- 8001824: f8c2 325c str.w r3, [r2, #604] @ 0x25c
- op_addr += __SCB_DCACHE_LINE_SIZE;
- 8001828: 69bb ldr r3, [r7, #24]
- 800182a: 3320 adds r3, #32
- 800182c: 61bb str r3, [r7, #24]
- op_size -= __SCB_DCACHE_LINE_SIZE;
- 800182e: 69fb ldr r3, [r7, #28]
- 8001830: 3b20 subs r3, #32
- 8001832: 61fb str r3, [r7, #28]
- } while ( op_size > 0 );
- 8001834: 69fb ldr r3, [r7, #28]
- 8001836: 2b00 cmp r3, #0
- 8001838: dcf2 bgt.n 8001820 <HAL_ADC_ConvCpltCallback+0xc4>
- __ASM volatile ("dsb 0xF":::"memory");
- 800183a: f3bf 8f4f dsb sy
- }
- 800183e: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 8001840: f3bf 8f6f isb sy
- }
- 8001844: bf00 nop
- }
- 8001846: bf00 nop
- if(adc2MeasDataQueue != NULL)
- 8001848: 4b36 ldr r3, [pc, #216] @ (8001924 <HAL_ADC_ConvCpltCallback+0x1c8>)
- 800184a: 681b ldr r3, [r3, #0]
- 800184c: 2b00 cmp r3, #0
- 800184e: d006 beq.n 800185e <HAL_ADC_ConvCpltCallback+0x102>
- {
- osMessageQueuePut(adc2MeasDataQueue, &adc2Data, 0, 0);
- 8001850: 4b34 ldr r3, [pc, #208] @ (8001924 <HAL_ADC_ConvCpltCallback+0x1c8>)
- 8001852: 6818 ldr r0, [r3, #0]
- 8001854: 2300 movs r3, #0
- 8001856: 2200 movs r2, #0
- 8001858: 4931 ldr r1, [pc, #196] @ (8001920 <HAL_ADC_ConvCpltCallback+0x1c4>)
- 800185a: f012 fa37 bl 8013ccc <osMessageQueuePut>
- }
- if(HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc2Data.adcDataBuffer, ADC2LastData) != HAL_OK)
- 800185e: 2203 movs r2, #3
- 8001860: 492f ldr r1, [pc, #188] @ (8001920 <HAL_ADC_ConvCpltCallback+0x1c4>)
- 8001862: 4831 ldr r0, [pc, #196] @ (8001928 <HAL_ADC_ConvCpltCallback+0x1cc>)
- 8001864: f004 f9bc bl 8005be0 <HAL_ADC_Start_DMA>
- 8001868: 4603 mov r3, r0
- 800186a: 2b00 cmp r3, #0
- 800186c: d001 beq.n 8001872 <HAL_ADC_ConvCpltCallback+0x116>
- {
- Error_Handler();
- 800186e: f000 facf bl 8001e10 <Error_Handler>
- }
- }
- if(hadc->Instance == ADC3)
- 8001872: 687b ldr r3, [r7, #4]
- 8001874: 681b ldr r3, [r3, #0]
- 8001876: 4a2d ldr r2, [pc, #180] @ (800192c <HAL_ADC_ConvCpltCallback+0x1d0>)
- 8001878: 4293 cmp r3, r2
- 800187a: d13c bne.n 80018f6 <HAL_ADC_ConvCpltCallback+0x19a>
- {
- SCB_InvalidateDCache_by_Addr((uint32_t*)(((uint32_t)adc3Data.adcDataBuffer) & ~(uint32_t)0x1F), __SCB_DCACHE_LINE_SIZE);
- 800187c: 4b2c ldr r3, [pc, #176] @ (8001930 <HAL_ADC_ConvCpltCallback+0x1d4>)
- 800187e: f023 031f bic.w r3, r3, #31
- 8001882: 617b str r3, [r7, #20]
- 8001884: 2320 movs r3, #32
- 8001886: 613b str r3, [r7, #16]
- if ( dsize > 0 ) {
- 8001888: 693b ldr r3, [r7, #16]
- 800188a: 2b00 cmp r3, #0
- 800188c: dd1d ble.n 80018ca <HAL_ADC_ConvCpltCallback+0x16e>
- int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
- 800188e: 697b ldr r3, [r7, #20]
- 8001890: f003 021f and.w r2, r3, #31
- 8001894: 693b ldr r3, [r7, #16]
- 8001896: 4413 add r3, r2
- 8001898: 60fb str r3, [r7, #12]
- uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
- 800189a: 697b ldr r3, [r7, #20]
- 800189c: 60bb str r3, [r7, #8]
- __ASM volatile ("dsb 0xF":::"memory");
- 800189e: f3bf 8f4f dsb sy
- }
- 80018a2: bf00 nop
- SCB->DCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */
- 80018a4: 4a1a ldr r2, [pc, #104] @ (8001910 <HAL_ADC_ConvCpltCallback+0x1b4>)
- 80018a6: 68bb ldr r3, [r7, #8]
- 80018a8: f8c2 325c str.w r3, [r2, #604] @ 0x25c
- op_addr += __SCB_DCACHE_LINE_SIZE;
- 80018ac: 68bb ldr r3, [r7, #8]
- 80018ae: 3320 adds r3, #32
- 80018b0: 60bb str r3, [r7, #8]
- op_size -= __SCB_DCACHE_LINE_SIZE;
- 80018b2: 68fb ldr r3, [r7, #12]
- 80018b4: 3b20 subs r3, #32
- 80018b6: 60fb str r3, [r7, #12]
- } while ( op_size > 0 );
- 80018b8: 68fb ldr r3, [r7, #12]
- 80018ba: 2b00 cmp r3, #0
- 80018bc: dcf2 bgt.n 80018a4 <HAL_ADC_ConvCpltCallback+0x148>
- __ASM volatile ("dsb 0xF":::"memory");
- 80018be: f3bf 8f4f dsb sy
- }
- 80018c2: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 80018c4: f3bf 8f6f isb sy
- }
- 80018c8: bf00 nop
- }
- 80018ca: bf00 nop
- if(adc3MeasDataQueue != NULL)
- 80018cc: 4b19 ldr r3, [pc, #100] @ (8001934 <HAL_ADC_ConvCpltCallback+0x1d8>)
- 80018ce: 681b ldr r3, [r3, #0]
- 80018d0: 2b00 cmp r3, #0
- 80018d2: d006 beq.n 80018e2 <HAL_ADC_ConvCpltCallback+0x186>
- {
- osMessageQueuePut(adc3MeasDataQueue, &adc3Data, 0, 0);
- 80018d4: 4b17 ldr r3, [pc, #92] @ (8001934 <HAL_ADC_ConvCpltCallback+0x1d8>)
- 80018d6: 6818 ldr r0, [r3, #0]
- 80018d8: 2300 movs r3, #0
- 80018da: 2200 movs r2, #0
- 80018dc: 4914 ldr r1, [pc, #80] @ (8001930 <HAL_ADC_ConvCpltCallback+0x1d4>)
- 80018de: f012 f9f5 bl 8013ccc <osMessageQueuePut>
- }
- if(HAL_ADC_Start_DMA(&hadc3, (uint32_t *)adc3Data.adcDataBuffer, ADC3LastData) != HAL_OK)
- 80018e2: 2205 movs r2, #5
- 80018e4: 4912 ldr r1, [pc, #72] @ (8001930 <HAL_ADC_ConvCpltCallback+0x1d4>)
- 80018e6: 4814 ldr r0, [pc, #80] @ (8001938 <HAL_ADC_ConvCpltCallback+0x1dc>)
- 80018e8: f004 f97a bl 8005be0 <HAL_ADC_Start_DMA>
- 80018ec: 4603 mov r3, r0
- 80018ee: 2b00 cmp r3, #0
- 80018f0: d001 beq.n 80018f6 <HAL_ADC_ConvCpltCallback+0x19a>
- {
- Error_Handler();
- 80018f2: f000 fa8d bl 8001e10 <Error_Handler>
- }
- }osTimerStop (debugLedTimerHandle);
- 80018f6: 4b11 ldr r3, [pc, #68] @ (800193c <HAL_ADC_ConvCpltCallback+0x1e0>)
- 80018f8: 681b ldr r3, [r3, #0]
- 80018fa: 4618 mov r0, r3
- 80018fc: f012 f82e bl 801395c <osTimerStop>
- }
- 8001900: bf00 nop
- 8001902: 3738 adds r7, #56 @ 0x38
- 8001904: 46bd mov sp, r7
- 8001906: bd80 pop {r7, pc}
- 8001908: 40022000 .word 0x40022000
- 800190c: 240000e0 .word 0x240000e0
- 8001910: e000ed00 .word 0xe000ed00
- 8001914: 240007c8 .word 0x240007c8
- 8001918: 24000140 .word 0x24000140
- 800191c: 40022100 .word 0x40022100
- 8001920: 24000100 .word 0x24000100
- 8001924: 240007cc .word 0x240007cc
- 8001928: 240001a4 .word 0x240001a4
- 800192c: 58026000 .word 0x58026000
- 8001930: 24000120 .word 0x24000120
- 8001934: 240007d0 .word 0x240007d0
- 8001938: 24000208 .word 0x24000208
- 800193c: 240006a8 .word 0x240006a8
- 08001940 <HAL_TIM_IC_CaptureCallback>:
- void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
- {
- 8001940: b580 push {r7, lr}
- 8001942: b084 sub sp, #16
- 8001944: af00 add r7, sp, #0
- 8001946: 6078 str r0, [r7, #4]
- if (htim->Instance == TIM4)
- 8001948: 687b ldr r3, [r7, #4]
- 800194a: 681b ldr r3, [r3, #0]
- 800194c: 4a42 ldr r2, [pc, #264] @ (8001a58 <HAL_TIM_IC_CaptureCallback+0x118>)
- 800194e: 4293 cmp r3, r2
- 8001950: d13c bne.n 80019cc <HAL_TIM_IC_CaptureCallback+0x8c>
- {
- if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
- 8001952: 687b ldr r3, [r7, #4]
- 8001954: 7f1b ldrb r3, [r3, #28]
- 8001956: 2b04 cmp r3, #4
- 8001958: d108 bne.n 800196c <HAL_TIM_IC_CaptureCallback+0x2c>
- {
- encoderXChannelA = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
- 800195a: 2108 movs r1, #8
- 800195c: 6878 ldr r0, [r7, #4]
- 800195e: f00e f87f bl 800fa60 <HAL_TIM_ReadCapturedValue>
- 8001962: 4603 mov r3, r0
- 8001964: 461a mov r2, r3
- 8001966: 4b3d ldr r3, [pc, #244] @ (8001a5c <HAL_TIM_IC_CaptureCallback+0x11c>)
- 8001968: 601a str r2, [r3, #0]
- 800196a: e00b b.n 8001984 <HAL_TIM_IC_CaptureCallback+0x44>
- } else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
- 800196c: 687b ldr r3, [r7, #4]
- 800196e: 7f1b ldrb r3, [r3, #28]
- 8001970: 2b08 cmp r3, #8
- 8001972: d107 bne.n 8001984 <HAL_TIM_IC_CaptureCallback+0x44>
- {
- encoderXChannelB = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
- 8001974: 210c movs r1, #12
- 8001976: 6878 ldr r0, [r7, #4]
- 8001978: f00e f872 bl 800fa60 <HAL_TIM_ReadCapturedValue>
- 800197c: 4603 mov r3, r0
- 800197e: 461a mov r2, r3
- 8001980: 4b37 ldr r3, [pc, #220] @ (8001a60 <HAL_TIM_IC_CaptureCallback+0x120>)
- 8001982: 601a str r2, [r3, #0]
- }
- if((encoderXChannelA != 0) && (encoderXChannelB != 0))
- 8001984: 4b35 ldr r3, [pc, #212] @ (8001a5c <HAL_TIM_IC_CaptureCallback+0x11c>)
- 8001986: 681b ldr r3, [r3, #0]
- 8001988: 2b00 cmp r3, #0
- 800198a: d060 beq.n 8001a4e <HAL_TIM_IC_CaptureCallback+0x10e>
- 800198c: 4b34 ldr r3, [pc, #208] @ (8001a60 <HAL_TIM_IC_CaptureCallback+0x120>)
- 800198e: 681b ldr r3, [r3, #0]
- 8001990: 2b00 cmp r3, #0
- 8001992: d05c beq.n 8001a4e <HAL_TIM_IC_CaptureCallback+0x10e>
- {
- EncoderData encoderData = { 0 };
- 8001994: 2300 movs r3, #0
- 8001996: 81bb strh r3, [r7, #12]
- encoderData.axe = encoderAxeX;
- 8001998: 2300 movs r3, #0
- 800199a: 733b strb r3, [r7, #12]
- encoderData.direction = encoderXChannelA - encoderXChannelB < 0 ? encoderCW : encoderCCW;
- 800199c: 4b2f ldr r3, [pc, #188] @ (8001a5c <HAL_TIM_IC_CaptureCallback+0x11c>)
- 800199e: 681a ldr r2, [r3, #0]
- 80019a0: 4b2f ldr r3, [pc, #188] @ (8001a60 <HAL_TIM_IC_CaptureCallback+0x120>)
- 80019a2: 681b ldr r3, [r3, #0]
- 80019a4: 1ad3 subs r3, r2, r3
- 80019a6: 43db mvns r3, r3
- 80019a8: 0fdb lsrs r3, r3, #31
- 80019aa: b2db uxtb r3, r3
- 80019ac: 737b strb r3, [r7, #13]
- osMessageQueuePut(encoderXDataQueue, &encoderData, 0, 0);
- 80019ae: 4b2d ldr r3, [pc, #180] @ (8001a64 <HAL_TIM_IC_CaptureCallback+0x124>)
- 80019b0: 6818 ldr r0, [r3, #0]
- 80019b2: f107 010c add.w r1, r7, #12
- 80019b6: 2300 movs r3, #0
- 80019b8: 2200 movs r2, #0
- 80019ba: f012 f987 bl 8013ccc <osMessageQueuePut>
- encoderXChannelA = 0;
- 80019be: 4b27 ldr r3, [pc, #156] @ (8001a5c <HAL_TIM_IC_CaptureCallback+0x11c>)
- 80019c0: 2200 movs r2, #0
- 80019c2: 601a str r2, [r3, #0]
- encoderXChannelB = 0;
- 80019c4: 4b26 ldr r3, [pc, #152] @ (8001a60 <HAL_TIM_IC_CaptureCallback+0x120>)
- 80019c6: 2200 movs r2, #0
- 80019c8: 601a str r2, [r3, #0]
- osMessageQueuePut(encoderYDataQueue, &encoderData, 0, 0);
- encoderYChannelA = 0;
- encoderYChannelB = 0;
- }
- }
- }
- 80019ca: e040 b.n 8001a4e <HAL_TIM_IC_CaptureCallback+0x10e>
- } else if (htim->Instance == TIM2)
- 80019cc: 687b ldr r3, [r7, #4]
- 80019ce: 681b ldr r3, [r3, #0]
- 80019d0: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 80019d4: d13b bne.n 8001a4e <HAL_TIM_IC_CaptureCallback+0x10e>
- if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
- 80019d6: 687b ldr r3, [r7, #4]
- 80019d8: 7f1b ldrb r3, [r3, #28]
- 80019da: 2b04 cmp r3, #4
- 80019dc: d108 bne.n 80019f0 <HAL_TIM_IC_CaptureCallback+0xb0>
- encoderYChannelA = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
- 80019de: 2108 movs r1, #8
- 80019e0: 6878 ldr r0, [r7, #4]
- 80019e2: f00e f83d bl 800fa60 <HAL_TIM_ReadCapturedValue>
- 80019e6: 4603 mov r3, r0
- 80019e8: 461a mov r2, r3
- 80019ea: 4b1f ldr r3, [pc, #124] @ (8001a68 <HAL_TIM_IC_CaptureCallback+0x128>)
- 80019ec: 601a str r2, [r3, #0]
- 80019ee: e00b b.n 8001a08 <HAL_TIM_IC_CaptureCallback+0xc8>
- } else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
- 80019f0: 687b ldr r3, [r7, #4]
- 80019f2: 7f1b ldrb r3, [r3, #28]
- 80019f4: 2b08 cmp r3, #8
- 80019f6: d107 bne.n 8001a08 <HAL_TIM_IC_CaptureCallback+0xc8>
- encoderYChannelB = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
- 80019f8: 210c movs r1, #12
- 80019fa: 6878 ldr r0, [r7, #4]
- 80019fc: f00e f830 bl 800fa60 <HAL_TIM_ReadCapturedValue>
- 8001a00: 4603 mov r3, r0
- 8001a02: 461a mov r2, r3
- 8001a04: 4b19 ldr r3, [pc, #100] @ (8001a6c <HAL_TIM_IC_CaptureCallback+0x12c>)
- 8001a06: 601a str r2, [r3, #0]
- if((encoderYChannelA != 0) && (encoderYChannelB != 0))
- 8001a08: 4b17 ldr r3, [pc, #92] @ (8001a68 <HAL_TIM_IC_CaptureCallback+0x128>)
- 8001a0a: 681b ldr r3, [r3, #0]
- 8001a0c: 2b00 cmp r3, #0
- 8001a0e: d01e beq.n 8001a4e <HAL_TIM_IC_CaptureCallback+0x10e>
- 8001a10: 4b16 ldr r3, [pc, #88] @ (8001a6c <HAL_TIM_IC_CaptureCallback+0x12c>)
- 8001a12: 681b ldr r3, [r3, #0]
- 8001a14: 2b00 cmp r3, #0
- 8001a16: d01a beq.n 8001a4e <HAL_TIM_IC_CaptureCallback+0x10e>
- EncoderData encoderData = { 0 };
- 8001a18: 2300 movs r3, #0
- 8001a1a: 813b strh r3, [r7, #8]
- encoderData.axe = encoderAxeY;
- 8001a1c: 2301 movs r3, #1
- 8001a1e: 723b strb r3, [r7, #8]
- encoderData.direction = encoderYChannelA - encoderYChannelB < 0 ? encoderCW : encoderCCW;
- 8001a20: 4b11 ldr r3, [pc, #68] @ (8001a68 <HAL_TIM_IC_CaptureCallback+0x128>)
- 8001a22: 681a ldr r2, [r3, #0]
- 8001a24: 4b11 ldr r3, [pc, #68] @ (8001a6c <HAL_TIM_IC_CaptureCallback+0x12c>)
- 8001a26: 681b ldr r3, [r3, #0]
- 8001a28: 1ad3 subs r3, r2, r3
- 8001a2a: 43db mvns r3, r3
- 8001a2c: 0fdb lsrs r3, r3, #31
- 8001a2e: b2db uxtb r3, r3
- 8001a30: 727b strb r3, [r7, #9]
- osMessageQueuePut(encoderYDataQueue, &encoderData, 0, 0);
- 8001a32: 4b0f ldr r3, [pc, #60] @ (8001a70 <HAL_TIM_IC_CaptureCallback+0x130>)
- 8001a34: 6818 ldr r0, [r3, #0]
- 8001a36: f107 0108 add.w r1, r7, #8
- 8001a3a: 2300 movs r3, #0
- 8001a3c: 2200 movs r2, #0
- 8001a3e: f012 f945 bl 8013ccc <osMessageQueuePut>
- encoderYChannelA = 0;
- 8001a42: 4b09 ldr r3, [pc, #36] @ (8001a68 <HAL_TIM_IC_CaptureCallback+0x128>)
- 8001a44: 2200 movs r2, #0
- 8001a46: 601a str r2, [r3, #0]
- encoderYChannelB = 0;
- 8001a48: 4b08 ldr r3, [pc, #32] @ (8001a6c <HAL_TIM_IC_CaptureCallback+0x12c>)
- 8001a4a: 2200 movs r2, #0
- 8001a4c: 601a str r2, [r3, #0]
- }
- 8001a4e: bf00 nop
- 8001a50: 3710 adds r7, #16
- 8001a52: 46bd mov sp, r7
- 8001a54: bd80 pop {r7, pc}
- 8001a56: bf00 nop
- 8001a58: 40000800 .word 0x40000800
- 8001a5c: 240007a0 .word 0x240007a0
- 8001a60: 240007a4 .word 0x240007a4
- 8001a64: 240007d8 .word 0x240007d8
- 8001a68: 240007a8 .word 0x240007a8
- 8001a6c: 240007ac .word 0x240007ac
- 8001a70: 240007dc .word 0x240007dc
- 08001a74 <StartDefaultTask>:
- * @param argument: Not used
- * @retval None
- */
- /* USER CODE END Header_StartDefaultTask */
- void StartDefaultTask(void *argument)
- {
- 8001a74: b580 push {r7, lr}
- 8001a76: b082 sub sp, #8
- 8001a78: af00 add r7, sp, #0
- 8001a7a: 6078 str r0, [r7, #4]
- /* USER CODE BEGIN 5 */
- SelectCurrentSensorGain(CurrentSensorL1, csGain3);
- 8001a7c: 2102 movs r1, #2
- 8001a7e: 2000 movs r0, #0
- 8001a80: f001 f970 bl 8002d64 <SelectCurrentSensorGain>
- SelectCurrentSensorGain(CurrentSensorL2, csGain3);
- 8001a84: 2102 movs r1, #2
- 8001a86: 2001 movs r0, #1
- 8001a88: f001 f96c bl 8002d64 <SelectCurrentSensorGain>
- SelectCurrentSensorGain(CurrentSensorL3, csGain3);
- 8001a8c: 2102 movs r1, #2
- 8001a8e: 2002 movs r0, #2
- 8001a90: f001 f968 bl 8002d64 <SelectCurrentSensorGain>
- EnableCurrentSensors();
- 8001a94: f001 f95a bl 8002d4c <EnableCurrentSensors>
- osDelay(pdMS_TO_TICKS(1000));
- 8001a98: f44f 707a mov.w r0, #1000 @ 0x3e8
- 8001a9c: f011 fe83 bl 80137a6 <osDelay>
- if(HAL_TIM_Base_Start(&htim2) != HAL_OK)
- 8001aa0: 484c ldr r0, [pc, #304] @ (8001bd4 <StartDefaultTask+0x160>)
- 8001aa2: f00c ff97 bl 800e9d4 <HAL_TIM_Base_Start>
- 8001aa6: 4603 mov r3, r0
- 8001aa8: 2b00 cmp r3, #0
- 8001aaa: d001 beq.n 8001ab0 <StartDefaultTask+0x3c>
- {
- Error_Handler();
- 8001aac: f000 f9b0 bl 8001e10 <Error_Handler>
- }
- if(HAL_TIM_Base_Start_IT(&htim4) != HAL_OK)
- 8001ab0: 4849 ldr r0, [pc, #292] @ (8001bd8 <StartDefaultTask+0x164>)
- 8001ab2: f00c ffff bl 800eab4 <HAL_TIM_Base_Start_IT>
- 8001ab6: 4603 mov r3, r0
- 8001ab8: 2b00 cmp r3, #0
- 8001aba: d001 beq.n 8001ac0 <StartDefaultTask+0x4c>
- {
- Error_Handler();
- 8001abc: f000 f9a8 bl 8001e10 <Error_Handler>
- }
- if(HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_3) != HAL_OK)
- 8001ac0: 2108 movs r1, #8
- 8001ac2: 4845 ldr r0, [pc, #276] @ (8001bd8 <StartDefaultTask+0x164>)
- 8001ac4: f00d facc bl 800f060 <HAL_TIM_IC_Start_IT>
- 8001ac8: 4603 mov r3, r0
- 8001aca: 2b00 cmp r3, #0
- 8001acc: d001 beq.n 8001ad2 <StartDefaultTask+0x5e>
- {
- Error_Handler();
- 8001ace: f000 f99f bl 8001e10 <Error_Handler>
- }
- if(HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4) != HAL_OK)
- 8001ad2: 210c movs r1, #12
- 8001ad4: 4840 ldr r0, [pc, #256] @ (8001bd8 <StartDefaultTask+0x164>)
- 8001ad6: f00d fac3 bl 800f060 <HAL_TIM_IC_Start_IT>
- 8001ada: 4603 mov r3, r0
- 8001adc: 2b00 cmp r3, #0
- 8001ade: d001 beq.n 8001ae4 <StartDefaultTask+0x70>
- {
- Error_Handler();
- 8001ae0: f000 f996 bl 8001e10 <Error_Handler>
- }
- if(HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3) != HAL_OK)
- 8001ae4: 2108 movs r1, #8
- 8001ae6: 483b ldr r0, [pc, #236] @ (8001bd4 <StartDefaultTask+0x160>)
- 8001ae8: f00d faba bl 800f060 <HAL_TIM_IC_Start_IT>
- 8001aec: 4603 mov r3, r0
- 8001aee: 2b00 cmp r3, #0
- 8001af0: d001 beq.n 8001af6 <StartDefaultTask+0x82>
- {
- Error_Handler();
- 8001af2: f000 f98d bl 8001e10 <Error_Handler>
- }
- if(HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4) != HAL_OK)
- 8001af6: 210c movs r1, #12
- 8001af8: 4836 ldr r0, [pc, #216] @ (8001bd4 <StartDefaultTask+0x160>)
- 8001afa: f00d fab1 bl 800f060 <HAL_TIM_IC_Start_IT>
- 8001afe: 4603 mov r3, r0
- 8001b00: 2b00 cmp r3, #0
- 8001b02: d001 beq.n 8001b08 <StartDefaultTask+0x94>
- {
- Error_Handler();
- 8001b04: f000 f984 bl 8001e10 <Error_Handler>
- }
- if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1Data.adcDataBuffer, ADC1LastData) != HAL_OK)
- 8001b08: 2207 movs r2, #7
- 8001b0a: 4934 ldr r1, [pc, #208] @ (8001bdc <StartDefaultTask+0x168>)
- 8001b0c: 4834 ldr r0, [pc, #208] @ (8001be0 <StartDefaultTask+0x16c>)
- 8001b0e: f004 f867 bl 8005be0 <HAL_ADC_Start_DMA>
- 8001b12: 4603 mov r3, r0
- 8001b14: 2b00 cmp r3, #0
- 8001b16: d001 beq.n 8001b1c <StartDefaultTask+0xa8>
- {
- Error_Handler();
- 8001b18: f000 f97a bl 8001e10 <Error_Handler>
- }
- if(HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc2Data.adcDataBuffer, ADC2LastData) != HAL_OK)
- 8001b1c: 2203 movs r2, #3
- 8001b1e: 4931 ldr r1, [pc, #196] @ (8001be4 <StartDefaultTask+0x170>)
- 8001b20: 4831 ldr r0, [pc, #196] @ (8001be8 <StartDefaultTask+0x174>)
- 8001b22: f004 f85d bl 8005be0 <HAL_ADC_Start_DMA>
- 8001b26: 4603 mov r3, r0
- 8001b28: 2b00 cmp r3, #0
- 8001b2a: d001 beq.n 8001b30 <StartDefaultTask+0xbc>
- {
- Error_Handler();
- 8001b2c: f000 f970 bl 8001e10 <Error_Handler>
- }
- if(HAL_ADC_Start_DMA(&hadc3, (uint32_t *)adc3Data.adcDataBuffer, ADC3LastData) != HAL_OK)
- 8001b30: 2205 movs r2, #5
- 8001b32: 492e ldr r1, [pc, #184] @ (8001bec <StartDefaultTask+0x178>)
- 8001b34: 482e ldr r0, [pc, #184] @ (8001bf0 <StartDefaultTask+0x17c>)
- 8001b36: f004 f853 bl 8005be0 <HAL_ADC_Start_DMA>
- 8001b3a: 4603 mov r3, r0
- 8001b3c: 2b00 cmp r3, #0
- 8001b3e: d001 beq.n 8001b44 <StartDefaultTask+0xd0>
- {
- Error_Handler();
- 8001b40: f000 f966 bl 8001e10 <Error_Handler>
- }
- HAL_COMP_Start(&hcomp1);
- 8001b44: 482b ldr r0, [pc, #172] @ (8001bf4 <StartDefaultTask+0x180>)
- 8001b46: f005 f9cf bl 8006ee8 <HAL_COMP_Start>
- /* Infinite loop */
- for(;;)
- {
- osDelay(pdMS_TO_TICKS(100));
- 8001b4a: 2064 movs r0, #100 @ 0x64
- 8001b4c: f011 fe2b bl 80137a6 <osDelay>
- if(HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_1) == HAL_TIM_CHANNEL_STATE_READY &&
- 8001b50: 2100 movs r1, #0
- 8001b52: 4829 ldr r0, [pc, #164] @ (8001bf8 <StartDefaultTask+0x184>)
- 8001b54: f00d ffe6 bl 800fb24 <HAL_TIM_GetChannelState>
- 8001b58: 4603 mov r3, r0
- 8001b5a: 2b01 cmp r3, #1
- 8001b5c: d118 bne.n 8001b90 <StartDefaultTask+0x11c>
- HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_2) == HAL_TIM_CHANNEL_STATE_READY)
- 8001b5e: 2104 movs r1, #4
- 8001b60: 4825 ldr r0, [pc, #148] @ (8001bf8 <StartDefaultTask+0x184>)
- 8001b62: f00d ffdf bl 800fb24 <HAL_TIM_GetChannelState>
- 8001b66: 4603 mov r3, r0
- if(HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_1) == HAL_TIM_CHANNEL_STATE_READY &&
- 8001b68: 2b01 cmp r3, #1
- 8001b6a: d111 bne.n 8001b90 <StartDefaultTask+0x11c>
- {
- if(osMutexAcquire(sensorsInfoMutex, osWaitForever) == osOK)
- 8001b6c: 4b23 ldr r3, [pc, #140] @ (8001bfc <StartDefaultTask+0x188>)
- 8001b6e: 681b ldr r3, [r3, #0]
- 8001b70: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8001b74: 4618 mov r0, r3
- 8001b76: f011 ffae bl 8013ad6 <osMutexAcquire>
- 8001b7a: 4603 mov r3, r0
- 8001b7c: 2b00 cmp r3, #0
- 8001b7e: d107 bne.n 8001b90 <StartDefaultTask+0x11c>
- {
- sensorsInfo.motorXStatus = 0;
- 8001b80: 4b1f ldr r3, [pc, #124] @ (8001c00 <StartDefaultTask+0x18c>)
- 8001b82: 2200 movs r2, #0
- 8001b84: 751a strb r2, [r3, #20]
- osMutexRelease(sensorsInfoMutex);
- 8001b86: 4b1d ldr r3, [pc, #116] @ (8001bfc <StartDefaultTask+0x188>)
- 8001b88: 681b ldr r3, [r3, #0]
- 8001b8a: 4618 mov r0, r3
- 8001b8c: f011 ffee bl 8013b6c <osMutexRelease>
- }
- }
- if(HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_3) == HAL_TIM_CHANNEL_STATE_READY &&
- 8001b90: 2108 movs r1, #8
- 8001b92: 4819 ldr r0, [pc, #100] @ (8001bf8 <StartDefaultTask+0x184>)
- 8001b94: f00d ffc6 bl 800fb24 <HAL_TIM_GetChannelState>
- 8001b98: 4603 mov r3, r0
- 8001b9a: 2b01 cmp r3, #1
- 8001b9c: d1d5 bne.n 8001b4a <StartDefaultTask+0xd6>
- HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_4) == HAL_TIM_CHANNEL_STATE_READY)
- 8001b9e: 210c movs r1, #12
- 8001ba0: 4815 ldr r0, [pc, #84] @ (8001bf8 <StartDefaultTask+0x184>)
- 8001ba2: f00d ffbf bl 800fb24 <HAL_TIM_GetChannelState>
- 8001ba6: 4603 mov r3, r0
- if(HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_3) == HAL_TIM_CHANNEL_STATE_READY &&
- 8001ba8: 2b01 cmp r3, #1
- 8001baa: d1ce bne.n 8001b4a <StartDefaultTask+0xd6>
- {
- if(osMutexAcquire(sensorsInfoMutex, osWaitForever) == osOK)
- 8001bac: 4b13 ldr r3, [pc, #76] @ (8001bfc <StartDefaultTask+0x188>)
- 8001bae: 681b ldr r3, [r3, #0]
- 8001bb0: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8001bb4: 4618 mov r0, r3
- 8001bb6: f011 ff8e bl 8013ad6 <osMutexAcquire>
- 8001bba: 4603 mov r3, r0
- 8001bbc: 2b00 cmp r3, #0
- 8001bbe: d1c4 bne.n 8001b4a <StartDefaultTask+0xd6>
- {
- sensorsInfo.motorYStatus = 0;
- 8001bc0: 4b0f ldr r3, [pc, #60] @ (8001c00 <StartDefaultTask+0x18c>)
- 8001bc2: 2200 movs r2, #0
- 8001bc4: 755a strb r2, [r3, #21]
- osMutexRelease(sensorsInfoMutex);
- 8001bc6: 4b0d ldr r3, [pc, #52] @ (8001bfc <StartDefaultTask+0x188>)
- 8001bc8: 681b ldr r3, [r3, #0]
- 8001bca: 4618 mov r0, r3
- 8001bcc: f011 ffce bl 8013b6c <osMutexRelease>
- osDelay(pdMS_TO_TICKS(100));
- 8001bd0: e7bb b.n 8001b4a <StartDefaultTask+0xd6>
- 8001bd2: bf00 nop
- 8001bd4: 24000498 .word 0x24000498
- 8001bd8: 24000530 .word 0x24000530
- 8001bdc: 240000e0 .word 0x240000e0
- 8001be0: 24000140 .word 0x24000140
- 8001be4: 24000100 .word 0x24000100
- 8001be8: 240001a4 .word 0x240001a4
- 8001bec: 24000120 .word 0x24000120
- 8001bf0: 24000208 .word 0x24000208
- 8001bf4: 240003d4 .word 0x240003d4
- 8001bf8: 240004e4 .word 0x240004e4
- 8001bfc: 240007e8 .word 0x240007e8
- 8001c00: 2400082c .word 0x2400082c
- 08001c04 <debugLedTimerCallback>:
- /* USER CODE END 5 */
- }
- /* debugLedTimerCallback function */
- void debugLedTimerCallback(void *argument)
- {
- 8001c04: b580 push {r7, lr}
- 8001c06: b082 sub sp, #8
- 8001c08: af00 add r7, sp, #0
- 8001c0a: 6078 str r0, [r7, #4]
- /* USER CODE BEGIN debugLedTimerCallback */
- DbgLEDOff (DBG_LED1);
- 8001c0c: 2010 movs r0, #16
- 8001c0e: f001 f879 bl 8002d04 <DbgLEDOff>
- /* USER CODE END debugLedTimerCallback */
- }
- 8001c12: bf00 nop
- 8001c14: 3708 adds r7, #8
- 8001c16: 46bd mov sp, r7
- 8001c18: bd80 pop {r7, pc}
- ...
- 08001c1c <fanTimerCallback>:
- /* fanTimerCallback function */
- void fanTimerCallback(void *argument)
- {
- 8001c1c: b580 push {r7, lr}
- 8001c1e: b082 sub sp, #8
- 8001c20: af00 add r7, sp, #0
- 8001c22: 6078 str r0, [r7, #4]
- /* USER CODE BEGIN fanTimerCallback */
- HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
- 8001c24: 2104 movs r1, #4
- 8001c26: 4803 ldr r0, [pc, #12] @ (8001c34 <fanTimerCallback+0x18>)
- 8001c28: f00d f922 bl 800ee70 <HAL_TIM_PWM_Stop>
- /* USER CODE END fanTimerCallback */
- }
- 8001c2c: bf00 nop
- 8001c2e: 3708 adds r7, #8
- 8001c30: 46bd mov sp, r7
- 8001c32: bd80 pop {r7, pc}
- 8001c34: 2400044c .word 0x2400044c
- 08001c38 <motorXTimerCallback>:
- /* motorXTimerCallback function */
- void motorXTimerCallback(void *argument)
- {
- 8001c38: b580 push {r7, lr}
- 8001c3a: b084 sub sp, #16
- 8001c3c: af02 add r7, sp, #8
- 8001c3e: 6078 str r0, [r7, #4]
- /* USER CODE BEGIN motorXTimerCallback */
- motorAction(&htim3, &motorXYTimerConfigOC, TIM_CHANNEL_1, TIM_CHANNEL_2, HiZ, 0);
- 8001c40: 2300 movs r3, #0
- 8001c42: 9301 str r3, [sp, #4]
- 8001c44: 2300 movs r3, #0
- 8001c46: 9300 str r3, [sp, #0]
- 8001c48: 2304 movs r3, #4
- 8001c4a: 2200 movs r2, #0
- 8001c4c: 4907 ldr r1, [pc, #28] @ (8001c6c <motorXTimerCallback+0x34>)
- 8001c4e: 4808 ldr r0, [pc, #32] @ (8001c70 <motorXTimerCallback+0x38>)
- 8001c50: f001 fa0d bl 800306e <motorAction>
- HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
- 8001c54: 2100 movs r1, #0
- 8001c56: 4806 ldr r0, [pc, #24] @ (8001c70 <motorXTimerCallback+0x38>)
- 8001c58: f00d f90a bl 800ee70 <HAL_TIM_PWM_Stop>
- HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
- 8001c5c: 2104 movs r1, #4
- 8001c5e: 4804 ldr r0, [pc, #16] @ (8001c70 <motorXTimerCallback+0x38>)
- 8001c60: f00d f906 bl 800ee70 <HAL_TIM_PWM_Stop>
- /* USER CODE END motorXTimerCallback */
- }
- 8001c64: bf00 nop
- 8001c66: 3708 adds r7, #8
- 8001c68: 46bd mov sp, r7
- 8001c6a: bd80 pop {r7, pc}
- 8001c6c: 24000784 .word 0x24000784
- 8001c70: 240004e4 .word 0x240004e4
- 08001c74 <motorYTimerCallback>:
- /* motorYTimerCallback function */
- void motorYTimerCallback(void *argument)
- {
- 8001c74: b580 push {r7, lr}
- 8001c76: b084 sub sp, #16
- 8001c78: af02 add r7, sp, #8
- 8001c7a: 6078 str r0, [r7, #4]
- /* USER CODE BEGIN motorYTimerCallback */
- motorAction(&htim3, &motorXYTimerConfigOC, TIM_CHANNEL_3, TIM_CHANNEL_4, HiZ, 0);
- 8001c7c: 2300 movs r3, #0
- 8001c7e: 9301 str r3, [sp, #4]
- 8001c80: 2300 movs r3, #0
- 8001c82: 9300 str r3, [sp, #0]
- 8001c84: 230c movs r3, #12
- 8001c86: 2208 movs r2, #8
- 8001c88: 4907 ldr r1, [pc, #28] @ (8001ca8 <motorYTimerCallback+0x34>)
- 8001c8a: 4808 ldr r0, [pc, #32] @ (8001cac <motorYTimerCallback+0x38>)
- 8001c8c: f001 f9ef bl 800306e <motorAction>
- HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
- 8001c90: 2108 movs r1, #8
- 8001c92: 4806 ldr r0, [pc, #24] @ (8001cac <motorYTimerCallback+0x38>)
- 8001c94: f00d f8ec bl 800ee70 <HAL_TIM_PWM_Stop>
- HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
- 8001c98: 210c movs r1, #12
- 8001c9a: 4804 ldr r0, [pc, #16] @ (8001cac <motorYTimerCallback+0x38>)
- 8001c9c: f00d f8e8 bl 800ee70 <HAL_TIM_PWM_Stop>
- /* USER CODE END motorYTimerCallback */
- }
- 8001ca0: bf00 nop
- 8001ca2: 3708 adds r7, #8
- 8001ca4: 46bd mov sp, r7
- 8001ca6: bd80 pop {r7, pc}
- 8001ca8: 24000784 .word 0x24000784
- 8001cac: 240004e4 .word 0x240004e4
- 08001cb0 <MPU_Config>:
- /* MPU Configuration */
- void MPU_Config(void)
- {
- 8001cb0: b580 push {r7, lr}
- 8001cb2: b084 sub sp, #16
- 8001cb4: af00 add r7, sp, #0
- MPU_Region_InitTypeDef MPU_InitStruct = {0};
- 8001cb6: 463b mov r3, r7
- 8001cb8: 2200 movs r2, #0
- 8001cba: 601a str r2, [r3, #0]
- 8001cbc: 605a str r2, [r3, #4]
- 8001cbe: 609a str r2, [r3, #8]
- 8001cc0: 60da str r2, [r3, #12]
- /* Disables the MPU */
- HAL_MPU_Disable();
- 8001cc2: f005 fa59 bl 8007178 <HAL_MPU_Disable>
- /** Initializes and configures the Region and the memory to be protected
- */
- MPU_InitStruct.Enable = MPU_REGION_ENABLE;
- 8001cc6: 2301 movs r3, #1
- 8001cc8: 703b strb r3, [r7, #0]
- MPU_InitStruct.Number = MPU_REGION_NUMBER0;
- 8001cca: 2300 movs r3, #0
- 8001ccc: 707b strb r3, [r7, #1]
- MPU_InitStruct.BaseAddress = 0x0;
- 8001cce: 2300 movs r3, #0
- 8001cd0: 607b str r3, [r7, #4]
- MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
- 8001cd2: 231f movs r3, #31
- 8001cd4: 723b strb r3, [r7, #8]
- MPU_InitStruct.SubRegionDisable = 0x87;
- 8001cd6: 2387 movs r3, #135 @ 0x87
- 8001cd8: 727b strb r3, [r7, #9]
- MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
- 8001cda: 2300 movs r3, #0
- 8001cdc: 72bb strb r3, [r7, #10]
- MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
- 8001cde: 2300 movs r3, #0
- 8001ce0: 72fb strb r3, [r7, #11]
- MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
- 8001ce2: 2301 movs r3, #1
- 8001ce4: 733b strb r3, [r7, #12]
- MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
- 8001ce6: 2301 movs r3, #1
- 8001ce8: 737b strb r3, [r7, #13]
- MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
- 8001cea: 2300 movs r3, #0
- 8001cec: 73bb strb r3, [r7, #14]
- MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
- 8001cee: 2300 movs r3, #0
- 8001cf0: 73fb strb r3, [r7, #15]
- HAL_MPU_ConfigRegion(&MPU_InitStruct);
- 8001cf2: 463b mov r3, r7
- 8001cf4: 4618 mov r0, r3
- 8001cf6: f005 fa77 bl 80071e8 <HAL_MPU_ConfigRegion>
- /** Initializes and configures the Region and the memory to be protected
- */
- MPU_InitStruct.Number = MPU_REGION_NUMBER1;
- 8001cfa: 2301 movs r3, #1
- 8001cfc: 707b strb r3, [r7, #1]
- MPU_InitStruct.BaseAddress = 0x24020000;
- 8001cfe: 4b13 ldr r3, [pc, #76] @ (8001d4c <MPU_Config+0x9c>)
- 8001d00: 607b str r3, [r7, #4]
- MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
- 8001d02: 2310 movs r3, #16
- 8001d04: 723b strb r3, [r7, #8]
- MPU_InitStruct.SubRegionDisable = 0x0;
- 8001d06: 2300 movs r3, #0
- 8001d08: 727b strb r3, [r7, #9]
- MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
- 8001d0a: 2301 movs r3, #1
- 8001d0c: 72bb strb r3, [r7, #10]
- MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
- 8001d0e: 2303 movs r3, #3
- 8001d10: 72fb strb r3, [r7, #11]
- MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
- 8001d12: 2300 movs r3, #0
- 8001d14: 737b strb r3, [r7, #13]
- HAL_MPU_ConfigRegion(&MPU_InitStruct);
- 8001d16: 463b mov r3, r7
- 8001d18: 4618 mov r0, r3
- 8001d1a: f005 fa65 bl 80071e8 <HAL_MPU_ConfigRegion>
- /** Initializes and configures the Region and the memory to be protected
- */
- MPU_InitStruct.Number = MPU_REGION_NUMBER2;
- 8001d1e: 2302 movs r3, #2
- 8001d20: 707b strb r3, [r7, #1]
- MPU_InitStruct.BaseAddress = 0x24040000;
- 8001d22: 4b0b ldr r3, [pc, #44] @ (8001d50 <MPU_Config+0xa0>)
- 8001d24: 607b str r3, [r7, #4]
- MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
- 8001d26: 2308 movs r3, #8
- 8001d28: 723b strb r3, [r7, #8]
- MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
- 8001d2a: 2300 movs r3, #0
- 8001d2c: 72bb strb r3, [r7, #10]
- MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
- 8001d2e: 2301 movs r3, #1
- 8001d30: 737b strb r3, [r7, #13]
- MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
- 8001d32: 2301 movs r3, #1
- 8001d34: 73fb strb r3, [r7, #15]
- HAL_MPU_ConfigRegion(&MPU_InitStruct);
- 8001d36: 463b mov r3, r7
- 8001d38: 4618 mov r0, r3
- 8001d3a: f005 fa55 bl 80071e8 <HAL_MPU_ConfigRegion>
- /* Enables the MPU */
- HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
- 8001d3e: 2004 movs r0, #4
- 8001d40: f005 fa32 bl 80071a8 <HAL_MPU_Enable>
- }
- 8001d44: bf00 nop
- 8001d46: 3710 adds r7, #16
- 8001d48: 46bd mov sp, r7
- 8001d4a: bd80 pop {r7, pc}
- 8001d4c: 24020000 .word 0x24020000
- 8001d50: 24040000 .word 0x24040000
- 08001d54 <HAL_TIM_PeriodElapsedCallback>:
- * a global variable "uwTick" used as application time base.
- * @param htim : TIM handle
- * @retval None
- */
- void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
- {
- 8001d54: b580 push {r7, lr}
- 8001d56: b082 sub sp, #8
- 8001d58: af00 add r7, sp, #0
- 8001d5a: 6078 str r0, [r7, #4]
- /* USER CODE BEGIN Callback 0 */
- /* USER CODE END Callback 0 */
- if (htim->Instance == TIM6) {
- 8001d5c: 687b ldr r3, [r7, #4]
- 8001d5e: 681b ldr r3, [r3, #0]
- 8001d60: 4a25 ldr r2, [pc, #148] @ (8001df8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
- 8001d62: 4293 cmp r3, r2
- 8001d64: d102 bne.n 8001d6c <HAL_TIM_PeriodElapsedCallback+0x18>
- HAL_IncTick();
- 8001d66: f003 fb25 bl 80053b4 <HAL_IncTick>
- encoderYChannelA += htim->Instance->ARR;
- }
- }
- /* USER CODE END Callback 1 */
- }
- 8001d6a: e040 b.n 8001dee <HAL_TIM_PeriodElapsedCallback+0x9a>
- else if (htim->Instance == TIM4)
- 8001d6c: 687b ldr r3, [r7, #4]
- 8001d6e: 681b ldr r3, [r3, #0]
- 8001d70: 4a22 ldr r2, [pc, #136] @ (8001dfc <HAL_TIM_PeriodElapsedCallback+0xa8>)
- 8001d72: 4293 cmp r3, r2
- 8001d74: d11b bne.n 8001dae <HAL_TIM_PeriodElapsedCallback+0x5a>
- if(encoderXChannelA > 0)
- 8001d76: 4b22 ldr r3, [pc, #136] @ (8001e00 <HAL_TIM_PeriodElapsedCallback+0xac>)
- 8001d78: 681b ldr r3, [r3, #0]
- 8001d7a: 2b00 cmp r3, #0
- 8001d7c: dd09 ble.n 8001d92 <HAL_TIM_PeriodElapsedCallback+0x3e>
- encoderXChannelB += htim->Instance->ARR;
- 8001d7e: 687b ldr r3, [r7, #4]
- 8001d80: 681b ldr r3, [r3, #0]
- 8001d82: 6adb ldr r3, [r3, #44] @ 0x2c
- 8001d84: 4a1f ldr r2, [pc, #124] @ (8001e04 <HAL_TIM_PeriodElapsedCallback+0xb0>)
- 8001d86: 6812 ldr r2, [r2, #0]
- 8001d88: 4413 add r3, r2
- 8001d8a: 461a mov r2, r3
- 8001d8c: 4b1d ldr r3, [pc, #116] @ (8001e04 <HAL_TIM_PeriodElapsedCallback+0xb0>)
- 8001d8e: 601a str r2, [r3, #0]
- }
- 8001d90: e02d b.n 8001dee <HAL_TIM_PeriodElapsedCallback+0x9a>
- } else if(encoderXChannelB > 0)
- 8001d92: 4b1c ldr r3, [pc, #112] @ (8001e04 <HAL_TIM_PeriodElapsedCallback+0xb0>)
- 8001d94: 681b ldr r3, [r3, #0]
- 8001d96: 2b00 cmp r3, #0
- 8001d98: dd29 ble.n 8001dee <HAL_TIM_PeriodElapsedCallback+0x9a>
- encoderXChannelA += htim->Instance->ARR;
- 8001d9a: 687b ldr r3, [r7, #4]
- 8001d9c: 681b ldr r3, [r3, #0]
- 8001d9e: 6adb ldr r3, [r3, #44] @ 0x2c
- 8001da0: 4a17 ldr r2, [pc, #92] @ (8001e00 <HAL_TIM_PeriodElapsedCallback+0xac>)
- 8001da2: 6812 ldr r2, [r2, #0]
- 8001da4: 4413 add r3, r2
- 8001da6: 461a mov r2, r3
- 8001da8: 4b15 ldr r3, [pc, #84] @ (8001e00 <HAL_TIM_PeriodElapsedCallback+0xac>)
- 8001daa: 601a str r2, [r3, #0]
- }
- 8001dac: e01f b.n 8001dee <HAL_TIM_PeriodElapsedCallback+0x9a>
- else if (htim->Instance == TIM2)
- 8001dae: 687b ldr r3, [r7, #4]
- 8001db0: 681b ldr r3, [r3, #0]
- 8001db2: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 8001db6: d11a bne.n 8001dee <HAL_TIM_PeriodElapsedCallback+0x9a>
- if(encoderYChannelA > 0)
- 8001db8: 4b13 ldr r3, [pc, #76] @ (8001e08 <HAL_TIM_PeriodElapsedCallback+0xb4>)
- 8001dba: 681b ldr r3, [r3, #0]
- 8001dbc: 2b00 cmp r3, #0
- 8001dbe: dd09 ble.n 8001dd4 <HAL_TIM_PeriodElapsedCallback+0x80>
- encoderYChannelB += htim->Instance->ARR;
- 8001dc0: 687b ldr r3, [r7, #4]
- 8001dc2: 681b ldr r3, [r3, #0]
- 8001dc4: 6adb ldr r3, [r3, #44] @ 0x2c
- 8001dc6: 4a11 ldr r2, [pc, #68] @ (8001e0c <HAL_TIM_PeriodElapsedCallback+0xb8>)
- 8001dc8: 6812 ldr r2, [r2, #0]
- 8001dca: 4413 add r3, r2
- 8001dcc: 461a mov r2, r3
- 8001dce: 4b0f ldr r3, [pc, #60] @ (8001e0c <HAL_TIM_PeriodElapsedCallback+0xb8>)
- 8001dd0: 601a str r2, [r3, #0]
- }
- 8001dd2: e00c b.n 8001dee <HAL_TIM_PeriodElapsedCallback+0x9a>
- } else if(encoderYChannelB > 0)
- 8001dd4: 4b0d ldr r3, [pc, #52] @ (8001e0c <HAL_TIM_PeriodElapsedCallback+0xb8>)
- 8001dd6: 681b ldr r3, [r3, #0]
- 8001dd8: 2b00 cmp r3, #0
- 8001dda: dd08 ble.n 8001dee <HAL_TIM_PeriodElapsedCallback+0x9a>
- encoderYChannelA += htim->Instance->ARR;
- 8001ddc: 687b ldr r3, [r7, #4]
- 8001dde: 681b ldr r3, [r3, #0]
- 8001de0: 6adb ldr r3, [r3, #44] @ 0x2c
- 8001de2: 4a09 ldr r2, [pc, #36] @ (8001e08 <HAL_TIM_PeriodElapsedCallback+0xb4>)
- 8001de4: 6812 ldr r2, [r2, #0]
- 8001de6: 4413 add r3, r2
- 8001de8: 461a mov r2, r3
- 8001dea: 4b07 ldr r3, [pc, #28] @ (8001e08 <HAL_TIM_PeriodElapsedCallback+0xb4>)
- 8001dec: 601a str r2, [r3, #0]
- }
- 8001dee: bf00 nop
- 8001df0: 3708 adds r7, #8
- 8001df2: 46bd mov sp, r7
- 8001df4: bd80 pop {r7, pc}
- 8001df6: bf00 nop
- 8001df8: 40001000 .word 0x40001000
- 8001dfc: 40000800 .word 0x40000800
- 8001e00: 240007a0 .word 0x240007a0
- 8001e04: 240007a4 .word 0x240007a4
- 8001e08: 240007a8 .word 0x240007a8
- 8001e0c: 240007ac .word 0x240007ac
- 08001e10 <Error_Handler>:
- /**
- * @brief This function is executed in case of error occurrence.
- * @retval None
- */
- void Error_Handler(void)
- {
- 8001e10: b480 push {r7}
- 8001e12: af00 add r7, sp, #0
- __ASM volatile ("cpsid i" : : : "memory");
- 8001e14: b672 cpsid i
- }
- 8001e16: bf00 nop
- /* USER CODE BEGIN Error_Handler_Debug */
- /* User can add his own implementation to report the HAL error return state */
- __disable_irq();
- while (1)
- 8001e18: bf00 nop
- 8001e1a: e7fd b.n 8001e18 <Error_Handler+0x8>
- 08001e1c <MeasTasksInit>:
- extern TIM_OC_InitTypeDef motorXYTimerConfigOC;
- extern osTimerId_t motorXTimerHandle;
- extern osTimerId_t motorYTimerHandle;
- void MeasTasksInit (void) {
- 8001e1c: b580 push {r7, lr}
- 8001e1e: b0b6 sub sp, #216 @ 0xd8
- 8001e20: af00 add r7, sp, #0
- vRefmVMutex = osMutexNew (NULL);
- 8001e22: 2000 movs r0, #0
- 8001e24: f011 fdd1 bl 80139ca <osMutexNew>
- 8001e28: 4603 mov r3, r0
- 8001e2a: 4a69 ldr r2, [pc, #420] @ (8001fd0 <MeasTasksInit+0x1b4>)
- 8001e2c: 6013 str r3, [r2, #0]
- resMeasurementsMutex = osMutexNew (NULL);
- 8001e2e: 2000 movs r0, #0
- 8001e30: f011 fdcb bl 80139ca <osMutexNew>
- 8001e34: 4603 mov r3, r0
- 8001e36: 4a67 ldr r2, [pc, #412] @ (8001fd4 <MeasTasksInit+0x1b8>)
- 8001e38: 6013 str r3, [r2, #0]
- sensorsInfoMutex = osMutexNew (NULL);
- 8001e3a: 2000 movs r0, #0
- 8001e3c: f011 fdc5 bl 80139ca <osMutexNew>
- 8001e40: 4603 mov r3, r0
- 8001e42: 4a65 ldr r2, [pc, #404] @ (8001fd8 <MeasTasksInit+0x1bc>)
- 8001e44: 6013 str r3, [r2, #0]
- ILxRefMutex = osMutexNew (NULL);
- 8001e46: 2000 movs r0, #0
- 8001e48: f011 fdbf bl 80139ca <osMutexNew>
- 8001e4c: 4603 mov r3, r0
- 8001e4e: 4a63 ldr r2, [pc, #396] @ (8001fdc <MeasTasksInit+0x1c0>)
- 8001e50: 6013 str r3, [r2, #0]
- adc1MeasDataQueue = osMessageQueueNew (8, sizeof (ADC1_Data), NULL);
- 8001e52: 2200 movs r2, #0
- 8001e54: 2120 movs r1, #32
- 8001e56: 2008 movs r0, #8
- 8001e58: f011 fec5 bl 8013be6 <osMessageQueueNew>
- 8001e5c: 4603 mov r3, r0
- 8001e5e: 4a60 ldr r2, [pc, #384] @ (8001fe0 <MeasTasksInit+0x1c4>)
- 8001e60: 6013 str r3, [r2, #0]
- adc2MeasDataQueue = osMessageQueueNew (8, sizeof (ADC2_Data), NULL);
- 8001e62: 2200 movs r2, #0
- 8001e64: 2120 movs r1, #32
- 8001e66: 2008 movs r0, #8
- 8001e68: f011 febd bl 8013be6 <osMessageQueueNew>
- 8001e6c: 4603 mov r3, r0
- 8001e6e: 4a5d ldr r2, [pc, #372] @ (8001fe4 <MeasTasksInit+0x1c8>)
- 8001e70: 6013 str r3, [r2, #0]
- adc3MeasDataQueue = osMessageQueueNew (8, sizeof (ADC3_Data), NULL);
- 8001e72: 2200 movs r2, #0
- 8001e74: 2120 movs r1, #32
- 8001e76: 2008 movs r0, #8
- 8001e78: f011 feb5 bl 8013be6 <osMessageQueueNew>
- 8001e7c: 4603 mov r3, r0
- 8001e7e: 4a5a ldr r2, [pc, #360] @ (8001fe8 <MeasTasksInit+0x1cc>)
- 8001e80: 6013 str r3, [r2, #0]
- osThreadAttr_t osThreadAttradc1MeasTask = { 0 };
- 8001e82: f107 03b4 add.w r3, r7, #180 @ 0xb4
- 8001e86: 2224 movs r2, #36 @ 0x24
- 8001e88: 2100 movs r1, #0
- 8001e8a: 4618 mov r0, r3
- 8001e8c: f015 fe63 bl 8017b56 <memset>
- osThreadAttr_t osThreadAttradc2MeasTask = { 0 };
- 8001e90: f107 0390 add.w r3, r7, #144 @ 0x90
- 8001e94: 2224 movs r2, #36 @ 0x24
- 8001e96: 2100 movs r1, #0
- 8001e98: 4618 mov r0, r3
- 8001e9a: f015 fe5c bl 8017b56 <memset>
- osThreadAttr_t osThreadAttradc3MeasTask = { 0 };
- 8001e9e: f107 036c add.w r3, r7, #108 @ 0x6c
- 8001ea2: 2224 movs r2, #36 @ 0x24
- 8001ea4: 2100 movs r1, #0
- 8001ea6: 4618 mov r0, r3
- 8001ea8: f015 fe55 bl 8017b56 <memset>
- osThreadAttradc1MeasTask.stack_size = configMINIMAL_STACK_SIZE * 2;
- 8001eac: f44f 6380 mov.w r3, #1024 @ 0x400
- 8001eb0: f8c7 30c8 str.w r3, [r7, #200] @ 0xc8
- osThreadAttradc1MeasTask.priority = (osPriority_t)osPriorityRealtime;
- 8001eb4: 2330 movs r3, #48 @ 0x30
- 8001eb6: f8c7 30cc str.w r3, [r7, #204] @ 0xcc
- osThreadAttradc2MeasTask.stack_size = configMINIMAL_STACK_SIZE * 2;
- 8001eba: f44f 6380 mov.w r3, #1024 @ 0x400
- 8001ebe: f8c7 30a4 str.w r3, [r7, #164] @ 0xa4
- osThreadAttradc2MeasTask.priority = (osPriority_t)osPriorityRealtime;
- 8001ec2: 2330 movs r3, #48 @ 0x30
- 8001ec4: f8c7 30a8 str.w r3, [r7, #168] @ 0xa8
- osThreadAttradc3MeasTask.stack_size = configMINIMAL_STACK_SIZE * 2;
- 8001ec8: f44f 6380 mov.w r3, #1024 @ 0x400
- 8001ecc: f8c7 3080 str.w r3, [r7, #128] @ 0x80
- osThreadAttradc3MeasTask.priority = (osPriority_t)osPriorityNormal;
- 8001ed0: 2318 movs r3, #24
- 8001ed2: f8c7 3084 str.w r3, [r7, #132] @ 0x84
- adc1MeasTaskHandle = osThreadNew (ADC1MeasTask, NULL, &osThreadAttradc1MeasTask);
- 8001ed6: f107 03b4 add.w r3, r7, #180 @ 0xb4
- 8001eda: 461a mov r2, r3
- 8001edc: 2100 movs r1, #0
- 8001ede: 4843 ldr r0, [pc, #268] @ (8001fec <MeasTasksInit+0x1d0>)
- 8001ee0: f011 fbce bl 8013680 <osThreadNew>
- 8001ee4: 4603 mov r3, r0
- 8001ee6: 4a42 ldr r2, [pc, #264] @ (8001ff0 <MeasTasksInit+0x1d4>)
- 8001ee8: 6013 str r3, [r2, #0]
- adc2MeasTaskHandle = osThreadNew (ADC2MeasTask, NULL, &osThreadAttradc2MeasTask);
- 8001eea: f107 0390 add.w r3, r7, #144 @ 0x90
- 8001eee: 461a mov r2, r3
- 8001ef0: 2100 movs r1, #0
- 8001ef2: 4840 ldr r0, [pc, #256] @ (8001ff4 <MeasTasksInit+0x1d8>)
- 8001ef4: f011 fbc4 bl 8013680 <osThreadNew>
- 8001ef8: 4603 mov r3, r0
- 8001efa: 4a3f ldr r2, [pc, #252] @ (8001ff8 <MeasTasksInit+0x1dc>)
- 8001efc: 6013 str r3, [r2, #0]
- adc3MeasTaskHandle = osThreadNew (ADC3MeasTask, NULL, &osThreadAttradc3MeasTask);
- 8001efe: f107 036c add.w r3, r7, #108 @ 0x6c
- 8001f02: 461a mov r2, r3
- 8001f04: 2100 movs r1, #0
- 8001f06: 483d ldr r0, [pc, #244] @ (8001ffc <MeasTasksInit+0x1e0>)
- 8001f08: f011 fbba bl 8013680 <osThreadNew>
- 8001f0c: 4603 mov r3, r0
- 8001f0e: 4a3c ldr r2, [pc, #240] @ (8002000 <MeasTasksInit+0x1e4>)
- 8001f10: 6013 str r3, [r2, #0]
- limiterSwitchDataQueue = osMessageQueueNew (8, sizeof (LimiterSwitchData), NULL);
- 8001f12: 2200 movs r2, #0
- 8001f14: 2104 movs r1, #4
- 8001f16: 2008 movs r0, #8
- 8001f18: f011 fe65 bl 8013be6 <osMessageQueueNew>
- 8001f1c: 4603 mov r3, r0
- 8001f1e: 4a39 ldr r2, [pc, #228] @ (8002004 <MeasTasksInit+0x1e8>)
- 8001f20: 6013 str r3, [r2, #0]
- osThreadAttr_t osThreadAttradc1LimiterSwitchTask = { 0 };
- 8001f22: f107 0348 add.w r3, r7, #72 @ 0x48
- 8001f26: 2224 movs r2, #36 @ 0x24
- 8001f28: 2100 movs r1, #0
- 8001f2a: 4618 mov r0, r3
- 8001f2c: f015 fe13 bl 8017b56 <memset>
- osThreadAttradc1LimiterSwitchTask.stack_size = configMINIMAL_STACK_SIZE * 2;
- 8001f30: f44f 6380 mov.w r3, #1024 @ 0x400
- 8001f34: 65fb str r3, [r7, #92] @ 0x5c
- osThreadAttradc1LimiterSwitchTask.priority = (osPriority_t)osPriorityNormal;
- 8001f36: 2318 movs r3, #24
- 8001f38: 663b str r3, [r7, #96] @ 0x60
- limiterSwitchTaskHandle = osThreadNew (LimiterSwitchTask, NULL, &osThreadAttradc1LimiterSwitchTask);
- 8001f3a: f107 0348 add.w r3, r7, #72 @ 0x48
- 8001f3e: 461a mov r2, r3
- 8001f40: 2100 movs r1, #0
- 8001f42: 4831 ldr r0, [pc, #196] @ (8002008 <MeasTasksInit+0x1ec>)
- 8001f44: f011 fb9c bl 8013680 <osThreadNew>
- 8001f48: 4603 mov r3, r0
- 8001f4a: 4a30 ldr r2, [pc, #192] @ (800200c <MeasTasksInit+0x1f0>)
- 8001f4c: 6013 str r3, [r2, #0]
- encoderXDataQueue = osMessageQueueNew (8, sizeof (EncoderData), NULL);
- 8001f4e: 2200 movs r2, #0
- 8001f50: 2102 movs r1, #2
- 8001f52: 2008 movs r0, #8
- 8001f54: f011 fe47 bl 8013be6 <osMessageQueueNew>
- 8001f58: 4603 mov r3, r0
- 8001f5a: 4a2d ldr r2, [pc, #180] @ (8002010 <MeasTasksInit+0x1f4>)
- 8001f5c: 6013 str r3, [r2, #0]
- encoderYDataQueue = osMessageQueueNew (8, sizeof (EncoderData), NULL);
- 8001f5e: 2200 movs r2, #0
- 8001f60: 2102 movs r1, #2
- 8001f62: 2008 movs r0, #8
- 8001f64: f011 fe3f bl 8013be6 <osMessageQueueNew>
- 8001f68: 4603 mov r3, r0
- 8001f6a: 4a2a ldr r2, [pc, #168] @ (8002014 <MeasTasksInit+0x1f8>)
- 8001f6c: 6013 str r3, [r2, #0]
- osThreadAttr_t osThreadAttrEncoderXTask = { 0 };
- 8001f6e: f107 0324 add.w r3, r7, #36 @ 0x24
- 8001f72: 2224 movs r2, #36 @ 0x24
- 8001f74: 2100 movs r1, #0
- 8001f76: 4618 mov r0, r3
- 8001f78: f015 fded bl 8017b56 <memset>
- osThreadAttrEncoderXTask.stack_size = configMINIMAL_STACK_SIZE * 2;
- 8001f7c: f44f 6380 mov.w r3, #1024 @ 0x400
- 8001f80: 63bb str r3, [r7, #56] @ 0x38
- osThreadAttrEncoderXTask.priority = (osPriority_t)osPriorityNormal;
- 8001f82: 2318 movs r3, #24
- 8001f84: 63fb str r3, [r7, #60] @ 0x3c
- encoderXTaskHandle = osThreadNew (EncoderTask, encoderXDataQueue, &osThreadAttrEncoderXTask);
- 8001f86: 4b22 ldr r3, [pc, #136] @ (8002010 <MeasTasksInit+0x1f4>)
- 8001f88: 681b ldr r3, [r3, #0]
- 8001f8a: f107 0224 add.w r2, r7, #36 @ 0x24
- 8001f8e: 4619 mov r1, r3
- 8001f90: 4821 ldr r0, [pc, #132] @ (8002018 <MeasTasksInit+0x1fc>)
- 8001f92: f011 fb75 bl 8013680 <osThreadNew>
- 8001f96: 4603 mov r3, r0
- 8001f98: 4a20 ldr r2, [pc, #128] @ (800201c <MeasTasksInit+0x200>)
- 8001f9a: 6013 str r3, [r2, #0]
- osThreadAttr_t osThreadAttrEncoderYTask = { 0 };
- 8001f9c: 463b mov r3, r7
- 8001f9e: 2224 movs r2, #36 @ 0x24
- 8001fa0: 2100 movs r1, #0
- 8001fa2: 4618 mov r0, r3
- 8001fa4: f015 fdd7 bl 8017b56 <memset>
- osThreadAttrEncoderYTask.stack_size = configMINIMAL_STACK_SIZE * 2;
- 8001fa8: f44f 6380 mov.w r3, #1024 @ 0x400
- 8001fac: 617b str r3, [r7, #20]
- osThreadAttrEncoderYTask.priority = (osPriority_t)osPriorityNormal;
- 8001fae: 2318 movs r3, #24
- 8001fb0: 61bb str r3, [r7, #24]
- encoderYTaskHandle = osThreadNew (EncoderTask, encoderYDataQueue, &osThreadAttrEncoderYTask);
- 8001fb2: 4b18 ldr r3, [pc, #96] @ (8002014 <MeasTasksInit+0x1f8>)
- 8001fb4: 681b ldr r3, [r3, #0]
- 8001fb6: 463a mov r2, r7
- 8001fb8: 4619 mov r1, r3
- 8001fba: 4817 ldr r0, [pc, #92] @ (8002018 <MeasTasksInit+0x1fc>)
- 8001fbc: f011 fb60 bl 8013680 <osThreadNew>
- 8001fc0: 4603 mov r3, r0
- 8001fc2: 4a17 ldr r2, [pc, #92] @ (8002020 <MeasTasksInit+0x204>)
- 8001fc4: 6013 str r3, [r2, #0]
- }
- 8001fc6: bf00 nop
- 8001fc8: 37d8 adds r7, #216 @ 0xd8
- 8001fca: 46bd mov sp, r7
- 8001fcc: bd80 pop {r7, pc}
- 8001fce: bf00 nop
- 8001fd0: 240007e0 .word 0x240007e0
- 8001fd4: 240007e4 .word 0x240007e4
- 8001fd8: 240007e8 .word 0x240007e8
- 8001fdc: 240007ec .word 0x240007ec
- 8001fe0: 240007c8 .word 0x240007c8
- 8001fe4: 240007cc .word 0x240007cc
- 8001fe8: 240007d0 .word 0x240007d0
- 8001fec: 08002029 .word 0x08002029
- 8001ff0: 240007b0 .word 0x240007b0
- 8001ff4: 080023b1 .word 0x080023b1
- 8001ff8: 240007b4 .word 0x240007b4
- 8001ffc: 080026b9 .word 0x080026b9
- 8002000: 240007b8 .word 0x240007b8
- 8002004: 240007d4 .word 0x240007d4
- 8002008: 08002a35 .word 0x08002a35
- 800200c: 240007bc .word 0x240007bc
- 8002010: 240007d8 .word 0x240007d8
- 8002014: 240007dc .word 0x240007dc
- 8002018: 08002c25 .word 0x08002c25
- 800201c: 240007c0 .word 0x240007c0
- 8002020: 240007c4 .word 0x240007c4
- 8002024: 00000000 .word 0x00000000
- 08002028 <ADC1MeasTask>:
- void ADC1MeasTask (void* arg) {
- 8002028: b580 push {r7, lr}
- 800202a: b09a sub sp, #104 @ 0x68
- 800202c: af00 add r7, sp, #0
- 800202e: 6078 str r0, [r7, #4]
- float circBuffer[VOLTAGES_COUNT][CIRC_BUFF_LEN] = { 0 };
- 8002030: f107 032c add.w r3, r7, #44 @ 0x2c
- 8002034: 2228 movs r2, #40 @ 0x28
- 8002036: 2100 movs r1, #0
- 8002038: 4618 mov r0, r3
- 800203a: f015 fd8c bl 8017b56 <memset>
- float rms[VOLTAGES_COUNT] = { 0 };
- 800203e: f04f 0300 mov.w r3, #0
- 8002042: 62bb str r3, [r7, #40] @ 0x28
- ;
- ADC1_Data adcData = { 0 };
- 8002044: f107 0308 add.w r3, r7, #8
- 8002048: 2220 movs r2, #32
- 800204a: 2100 movs r1, #0
- 800204c: 4618 mov r0, r3
- 800204e: f015 fd82 bl 8017b56 <memset>
- uint32_t circBuffPos = 0;
- 8002052: 2300 movs r3, #0
- 8002054: 667b str r3, [r7, #100] @ 0x64
- float gainCorrection = 1.0;
- 8002056: f04f 537e mov.w r3, #1065353216 @ 0x3f800000
- 800205a: 663b str r3, [r7, #96] @ 0x60
- while (pdTRUE) {
- osMessageQueueGet (adc1MeasDataQueue, &adcData, 0, osWaitForever);
- 800205c: 4bc8 ldr r3, [pc, #800] @ (8002380 <ADC1MeasTask+0x358>)
- 800205e: 6818 ldr r0, [r3, #0]
- 8002060: f107 0108 add.w r1, r7, #8
- 8002064: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8002068: 2200 movs r2, #0
- 800206a: f011 fe8f bl 8013d8c <osMessageQueueGet>
- #ifdef GAIN_AUTO_CORRECTION
- if (osMutexAcquire (vRefmVMutex, osWaitForever) == osOK) {
- 800206e: 4bc5 ldr r3, [pc, #788] @ (8002384 <ADC1MeasTask+0x35c>)
- 8002070: 681b ldr r3, [r3, #0]
- 8002072: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8002076: 4618 mov r0, r3
- 8002078: f011 fd2d bl 8013ad6 <osMutexAcquire>
- 800207c: 4603 mov r3, r0
- 800207e: 2b00 cmp r3, #0
- 8002080: d10c bne.n 800209c <ADC1MeasTask+0x74>
- gainCorrection = (float)vRefmV;
- 8002082: 4bc1 ldr r3, [pc, #772] @ (8002388 <ADC1MeasTask+0x360>)
- 8002084: 681b ldr r3, [r3, #0]
- 8002086: ee07 3a90 vmov s15, r3
- 800208a: eef8 7a67 vcvt.f32.u32 s15, s15
- 800208e: edc7 7a18 vstr s15, [r7, #96] @ 0x60
- osMutexRelease (vRefmVMutex);
- 8002092: 4bbc ldr r3, [pc, #752] @ (8002384 <ADC1MeasTask+0x35c>)
- 8002094: 681b ldr r3, [r3, #0]
- 8002096: 4618 mov r0, r3
- 8002098: f011 fd68 bl 8013b6c <osMutexRelease>
- }
- gainCorrection = gainCorrection / EXT_VREF_mV;
- 800209c: ed97 7a18 vldr s14, [r7, #96] @ 0x60
- 80020a0: eddf 6aba vldr s13, [pc, #744] @ 800238c <ADC1MeasTask+0x364>
- 80020a4: eec7 7a26 vdiv.f32 s15, s14, s13
- 80020a8: edc7 7a18 vstr s15, [r7, #96] @ 0x60
- #endif
- for (uint8_t i = 0; i < VOLTAGES_COUNT; i++) {
- 80020ac: 2300 movs r3, #0
- 80020ae: f887 305f strb.w r3, [r7, #95] @ 0x5f
- 80020b2: e0e7 b.n 8002284 <ADC1MeasTask+0x25c>
- float val = adcData.adcDataBuffer[i] * deltaADC * U_CHANNEL_CONST * gainCorrection * U_MeasCorrectionData[i].gain + U_MeasCorrectionData[i].offset;
- 80020b4: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 80020b8: 005b lsls r3, r3, #1
- 80020ba: 3368 adds r3, #104 @ 0x68
- 80020bc: 443b add r3, r7
- 80020be: f833 3c60 ldrh.w r3, [r3, #-96]
- 80020c2: ee07 3a90 vmov s15, r3
- 80020c6: eeb8 7be7 vcvt.f64.s32 d7, s15
- 80020ca: eeb0 6b08 vmov.f64 d6, #8 @ 0x40400000 3.0
- 80020ce: ee27 6b06 vmul.f64 d6, d7, d6
- 80020d2: ed9f 5ba5 vldr d5, [pc, #660] @ 8002368 <ADC1MeasTask+0x340>
- 80020d6: ee86 7b05 vdiv.f64 d7, d6, d5
- 80020da: ed9f 6ba5 vldr d6, [pc, #660] @ 8002370 <ADC1MeasTask+0x348>
- 80020de: ee27 6b06 vmul.f64 d6, d7, d6
- 80020e2: edd7 7a18 vldr s15, [r7, #96] @ 0x60
- 80020e6: eeb7 7ae7 vcvt.f64.f32 d7, s15
- 80020ea: ee26 6b07 vmul.f64 d6, d6, d7
- 80020ee: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 80020f2: 4aa7 ldr r2, [pc, #668] @ (8002390 <ADC1MeasTask+0x368>)
- 80020f4: 00db lsls r3, r3, #3
- 80020f6: 4413 add r3, r2
- 80020f8: edd3 7a00 vldr s15, [r3]
- 80020fc: eeb7 7ae7 vcvt.f64.f32 d7, s15
- 8002100: ee26 6b07 vmul.f64 d6, d6, d7
- 8002104: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 8002108: 4aa1 ldr r2, [pc, #644] @ (8002390 <ADC1MeasTask+0x368>)
- 800210a: 00db lsls r3, r3, #3
- 800210c: 4413 add r3, r2
- 800210e: 3304 adds r3, #4
- 8002110: edd3 7a00 vldr s15, [r3]
- 8002114: eeb7 7ae7 vcvt.f64.f32 d7, s15
- 8002118: ee36 7b07 vadd.f64 d7, d6, d7
- 800211c: eef7 7bc7 vcvt.f32.f64 s15, d7
- 8002120: edc7 7a15 vstr s15, [r7, #84] @ 0x54
- circBuffer[i][circBuffPos] = val;
- 8002124: f897 205f ldrb.w r2, [r7, #95] @ 0x5f
- 8002128: 4613 mov r3, r2
- 800212a: 009b lsls r3, r3, #2
- 800212c: 4413 add r3, r2
- 800212e: 005b lsls r3, r3, #1
- 8002130: 6e7a ldr r2, [r7, #100] @ 0x64
- 8002132: 4413 add r3, r2
- 8002134: 009b lsls r3, r3, #2
- 8002136: 3368 adds r3, #104 @ 0x68
- 8002138: 443b add r3, r7
- 800213a: 3b3c subs r3, #60 @ 0x3c
- 800213c: 6d7a ldr r2, [r7, #84] @ 0x54
- 800213e: 601a str r2, [r3, #0]
- rms[i] = 0.0;
- 8002140: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 8002144: 009b lsls r3, r3, #2
- 8002146: 3368 adds r3, #104 @ 0x68
- 8002148: 443b add r3, r7
- 800214a: 3b40 subs r3, #64 @ 0x40
- 800214c: f04f 0200 mov.w r2, #0
- 8002150: 601a str r2, [r3, #0]
- for (uint8_t c = 0; c < CIRC_BUFF_LEN; c++) {
- 8002152: 2300 movs r3, #0
- 8002154: f887 305e strb.w r3, [r7, #94] @ 0x5e
- 8002158: e025 b.n 80021a6 <ADC1MeasTask+0x17e>
- rms[i] += circBuffer[i][c];
- 800215a: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 800215e: 009b lsls r3, r3, #2
- 8002160: 3368 adds r3, #104 @ 0x68
- 8002162: 443b add r3, r7
- 8002164: 3b40 subs r3, #64 @ 0x40
- 8002166: ed93 7a00 vldr s14, [r3]
- 800216a: f897 205f ldrb.w r2, [r7, #95] @ 0x5f
- 800216e: f897 105e ldrb.w r1, [r7, #94] @ 0x5e
- 8002172: 4613 mov r3, r2
- 8002174: 009b lsls r3, r3, #2
- 8002176: 4413 add r3, r2
- 8002178: 005b lsls r3, r3, #1
- 800217a: 440b add r3, r1
- 800217c: 009b lsls r3, r3, #2
- 800217e: 3368 adds r3, #104 @ 0x68
- 8002180: 443b add r3, r7
- 8002182: 3b3c subs r3, #60 @ 0x3c
- 8002184: edd3 7a00 vldr s15, [r3]
- 8002188: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 800218c: ee77 7a27 vadd.f32 s15, s14, s15
- 8002190: 009b lsls r3, r3, #2
- 8002192: 3368 adds r3, #104 @ 0x68
- 8002194: 443b add r3, r7
- 8002196: 3b40 subs r3, #64 @ 0x40
- 8002198: edc3 7a00 vstr s15, [r3]
- for (uint8_t c = 0; c < CIRC_BUFF_LEN; c++) {
- 800219c: f897 305e ldrb.w r3, [r7, #94] @ 0x5e
- 80021a0: 3301 adds r3, #1
- 80021a2: f887 305e strb.w r3, [r7, #94] @ 0x5e
- 80021a6: f897 305e ldrb.w r3, [r7, #94] @ 0x5e
- 80021aa: 2b09 cmp r3, #9
- 80021ac: d9d5 bls.n 800215a <ADC1MeasTask+0x132>
- }
- rms[i] = rms[i] / CIRC_BUFF_LEN;
- 80021ae: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 80021b2: 009b lsls r3, r3, #2
- 80021b4: 3368 adds r3, #104 @ 0x68
- 80021b6: 443b add r3, r7
- 80021b8: 3b40 subs r3, #64 @ 0x40
- 80021ba: ed93 7a00 vldr s14, [r3]
- 80021be: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 80021c2: eef2 6a04 vmov.f32 s13, #36 @ 0x41200000 10.0
- 80021c6: eec7 7a26 vdiv.f32 s15, s14, s13
- 80021ca: 009b lsls r3, r3, #2
- 80021cc: 3368 adds r3, #104 @ 0x68
- 80021ce: 443b add r3, r7
- 80021d0: 3b40 subs r3, #64 @ 0x40
- 80021d2: edc3 7a00 vstr s15, [r3]
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 80021d6: 4b6f ldr r3, [pc, #444] @ (8002394 <ADC1MeasTask+0x36c>)
- 80021d8: 681b ldr r3, [r3, #0]
- 80021da: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80021de: 4618 mov r0, r3
- 80021e0: f011 fc79 bl 8013ad6 <osMutexAcquire>
- 80021e4: 4603 mov r3, r0
- 80021e6: 2b00 cmp r3, #0
- 80021e8: d147 bne.n 800227a <ADC1MeasTask+0x252>
- if (fabs (resMeasurements.voltagePeak[i]) < fabs (val)) {
- 80021ea: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 80021ee: 4a6a ldr r2, [pc, #424] @ (8002398 <ADC1MeasTask+0x370>)
- 80021f0: 3302 adds r3, #2
- 80021f2: 009b lsls r3, r3, #2
- 80021f4: 4413 add r3, r2
- 80021f6: 3304 adds r3, #4
- 80021f8: edd3 7a00 vldr s15, [r3]
- 80021fc: eeb0 7ae7 vabs.f32 s14, s15
- 8002200: edd7 7a15 vldr s15, [r7, #84] @ 0x54
- 8002204: eef0 7ae7 vabs.f32 s15, s15
- 8002208: eeb4 7ae7 vcmpe.f32 s14, s15
- 800220c: eef1 fa10 vmrs APSR_nzcv, fpscr
- 8002210: d508 bpl.n 8002224 <ADC1MeasTask+0x1fc>
- resMeasurements.voltagePeak[i] = val;
- 8002212: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 8002216: 4a60 ldr r2, [pc, #384] @ (8002398 <ADC1MeasTask+0x370>)
- 8002218: 3302 adds r3, #2
- 800221a: 009b lsls r3, r3, #2
- 800221c: 4413 add r3, r2
- 800221e: 3304 adds r3, #4
- 8002220: 6d7a ldr r2, [r7, #84] @ 0x54
- 8002222: 601a str r2, [r3, #0]
- }
- resMeasurements.voltageRMS[i] = rms[i];
- 8002224: f897 205f ldrb.w r2, [r7, #95] @ 0x5f
- 8002228: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 800222c: 0092 lsls r2, r2, #2
- 800222e: 3268 adds r2, #104 @ 0x68
- 8002230: 443a add r2, r7
- 8002232: 3a40 subs r2, #64 @ 0x40
- 8002234: 6812 ldr r2, [r2, #0]
- 8002236: 4958 ldr r1, [pc, #352] @ (8002398 <ADC1MeasTask+0x370>)
- 8002238: 009b lsls r3, r3, #2
- 800223a: 440b add r3, r1
- 800223c: 601a str r2, [r3, #0]
- resMeasurements.power[i] = resMeasurements.voltageRMS[i] * resMeasurements.currentRMS[i];
- 800223e: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 8002242: 4a55 ldr r2, [pc, #340] @ (8002398 <ADC1MeasTask+0x370>)
- 8002244: 009b lsls r3, r3, #2
- 8002246: 4413 add r3, r2
- 8002248: ed93 7a00 vldr s14, [r3]
- 800224c: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 8002250: 4a51 ldr r2, [pc, #324] @ (8002398 <ADC1MeasTask+0x370>)
- 8002252: 3306 adds r3, #6
- 8002254: 009b lsls r3, r3, #2
- 8002256: 4413 add r3, r2
- 8002258: edd3 7a00 vldr s15, [r3]
- 800225c: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 8002260: ee67 7a27 vmul.f32 s15, s14, s15
- 8002264: 4a4c ldr r2, [pc, #304] @ (8002398 <ADC1MeasTask+0x370>)
- 8002266: 330c adds r3, #12
- 8002268: 009b lsls r3, r3, #2
- 800226a: 4413 add r3, r2
- 800226c: edc3 7a00 vstr s15, [r3]
- osMutexRelease (resMeasurementsMutex);
- 8002270: 4b48 ldr r3, [pc, #288] @ (8002394 <ADC1MeasTask+0x36c>)
- 8002272: 681b ldr r3, [r3, #0]
- 8002274: 4618 mov r0, r3
- 8002276: f011 fc79 bl 8013b6c <osMutexRelease>
- for (uint8_t i = 0; i < VOLTAGES_COUNT; i++) {
- 800227a: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 800227e: 3301 adds r3, #1
- 8002280: f887 305f strb.w r3, [r7, #95] @ 0x5f
- 8002284: f897 305f ldrb.w r3, [r7, #95] @ 0x5f
- 8002288: 2b00 cmp r3, #0
- 800228a: f43f af13 beq.w 80020b4 <ADC1MeasTask+0x8c>
- }
- }
- ++circBuffPos;
- 800228e: 6e7b ldr r3, [r7, #100] @ 0x64
- 8002290: 3301 adds r3, #1
- 8002292: 667b str r3, [r7, #100] @ 0x64
- circBuffPos = circBuffPos % CIRC_BUFF_LEN;
- 8002294: 6e7a ldr r2, [r7, #100] @ 0x64
- 8002296: 4b41 ldr r3, [pc, #260] @ (800239c <ADC1MeasTask+0x374>)
- 8002298: fba3 1302 umull r1, r3, r3, r2
- 800229c: 08d9 lsrs r1, r3, #3
- 800229e: 460b mov r3, r1
- 80022a0: 009b lsls r3, r3, #2
- 80022a2: 440b add r3, r1
- 80022a4: 005b lsls r3, r3, #1
- 80022a6: 1ad3 subs r3, r2, r3
- 80022a8: 667b str r3, [r7, #100] @ 0x64
- if (osMutexAcquire (ILxRefMutex, osWaitForever) == osOK) {
- 80022aa: 4b3d ldr r3, [pc, #244] @ (80023a0 <ADC1MeasTask+0x378>)
- 80022ac: 681b ldr r3, [r3, #0]
- 80022ae: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80022b2: 4618 mov r0, r3
- 80022b4: f011 fc0f bl 8013ad6 <osMutexAcquire>
- 80022b8: 4603 mov r3, r0
- 80022ba: 2b00 cmp r3, #0
- 80022bc: d124 bne.n 8002308 <ADC1MeasTask+0x2e0>
- uint8_t refIdx = 0;
- 80022be: 2300 movs r3, #0
- 80022c0: f887 305d strb.w r3, [r7, #93] @ 0x5d
- for (uint8_t i = (uint8_t)IL1Ref; i <= (uint8_t)IL3Ref; i++) {
- 80022c4: 2303 movs r3, #3
- 80022c6: f887 305c strb.w r3, [r7, #92] @ 0x5c
- 80022ca: e014 b.n 80022f6 <ADC1MeasTask+0x2ce>
- ILxRef[refIdx++] = adcData.adcDataBuffer[i];
- 80022cc: f897 205c ldrb.w r2, [r7, #92] @ 0x5c
- 80022d0: f897 305d ldrb.w r3, [r7, #93] @ 0x5d
- 80022d4: 1c59 adds r1, r3, #1
- 80022d6: f887 105d strb.w r1, [r7, #93] @ 0x5d
- 80022da: 4619 mov r1, r3
- 80022dc: 0053 lsls r3, r2, #1
- 80022de: 3368 adds r3, #104 @ 0x68
- 80022e0: 443b add r3, r7
- 80022e2: f833 2c60 ldrh.w r2, [r3, #-96]
- 80022e6: 4b2f ldr r3, [pc, #188] @ (80023a4 <ADC1MeasTask+0x37c>)
- 80022e8: f823 2011 strh.w r2, [r3, r1, lsl #1]
- for (uint8_t i = (uint8_t)IL1Ref; i <= (uint8_t)IL3Ref; i++) {
- 80022ec: f897 305c ldrb.w r3, [r7, #92] @ 0x5c
- 80022f0: 3301 adds r3, #1
- 80022f2: f887 305c strb.w r3, [r7, #92] @ 0x5c
- 80022f6: f897 305c ldrb.w r3, [r7, #92] @ 0x5c
- 80022fa: 2b05 cmp r3, #5
- 80022fc: d9e6 bls.n 80022cc <ADC1MeasTask+0x2a4>
- }
- osMutexRelease (ILxRefMutex);
- 80022fe: 4b28 ldr r3, [pc, #160] @ (80023a0 <ADC1MeasTask+0x378>)
- 8002300: 681b ldr r3, [r3, #0]
- 8002302: 4618 mov r0, r3
- 8002304: f011 fc32 bl 8013b6c <osMutexRelease>
- }
- float fanFBVoltage = adcData.adcDataBuffer[FanFB] * deltaADC * -4.35 + 12;
- 8002308: 8abb ldrh r3, [r7, #20]
- 800230a: ee07 3a90 vmov s15, r3
- 800230e: eeb8 7be7 vcvt.f64.s32 d7, s15
- 8002312: eeb0 6b08 vmov.f64 d6, #8 @ 0x40400000 3.0
- 8002316: ee27 6b06 vmul.f64 d6, d7, d6
- 800231a: ed9f 5b13 vldr d5, [pc, #76] @ 8002368 <ADC1MeasTask+0x340>
- 800231e: ee86 7b05 vdiv.f64 d7, d6, d5
- 8002322: ed9f 6b15 vldr d6, [pc, #84] @ 8002378 <ADC1MeasTask+0x350>
- 8002326: ee27 7b06 vmul.f64 d7, d7, d6
- 800232a: eeb2 6b08 vmov.f64 d6, #40 @ 0x41400000 12.0
- 800232e: ee37 7b06 vadd.f64 d7, d7, d6
- 8002332: eef7 7bc7 vcvt.f32.f64 s15, d7
- 8002336: edc7 7a16 vstr s15, [r7, #88] @ 0x58
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 800233a: 4b1b ldr r3, [pc, #108] @ (80023a8 <ADC1MeasTask+0x380>)
- 800233c: 681b ldr r3, [r3, #0]
- 800233e: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8002342: 4618 mov r0, r3
- 8002344: f011 fbc7 bl 8013ad6 <osMutexAcquire>
- 8002348: 4603 mov r3, r0
- 800234a: 2b00 cmp r3, #0
- 800234c: f47f ae86 bne.w 800205c <ADC1MeasTask+0x34>
- sensorsInfo.fanVoltage = fanFBVoltage;
- 8002350: 4a16 ldr r2, [pc, #88] @ (80023ac <ADC1MeasTask+0x384>)
- 8002352: 6dbb ldr r3, [r7, #88] @ 0x58
- 8002354: 6093 str r3, [r2, #8]
- osMutexRelease (sensorsInfoMutex);
- 8002356: 4b14 ldr r3, [pc, #80] @ (80023a8 <ADC1MeasTask+0x380>)
- 8002358: 681b ldr r3, [r3, #0]
- 800235a: 4618 mov r0, r3
- 800235c: f011 fc06 bl 8013b6c <osMutexRelease>
- while (pdTRUE) {
- 8002360: e67c b.n 800205c <ADC1MeasTask+0x34>
- 8002362: bf00 nop
- 8002364: f3af 8000 nop.w
- 8002368: 00000000 .word 0x00000000
- 800236c: 40efffe0 .word 0x40efffe0
- 8002370: f5c28f5c .word 0xf5c28f5c
- 8002374: 401e5c28 .word 0x401e5c28
- 8002378: 66666666 .word 0x66666666
- 800237c: c0116666 .word 0xc0116666
- 8002380: 240007c8 .word 0x240007c8
- 8002384: 240007e0 .word 0x240007e0
- 8002388: 24000030 .word 0x24000030
- 800238c: 453b8000 .word 0x453b8000
- 8002390: 24000000 .word 0x24000000
- 8002394: 240007e4 .word 0x240007e4
- 8002398: 240007f0 .word 0x240007f0
- 800239c: cccccccd .word 0xcccccccd
- 80023a0: 240007ec .word 0x240007ec
- 80023a4: 2400085c .word 0x2400085c
- 80023a8: 240007e8 .word 0x240007e8
- 80023ac: 2400082c .word 0x2400082c
- 080023b0 <ADC2MeasTask>:
- }
- }
- }
- void ADC2MeasTask (void* arg) {
- 80023b0: b580 push {r7, lr}
- 80023b2: b09c sub sp, #112 @ 0x70
- 80023b4: af00 add r7, sp, #0
- 80023b6: 6078 str r0, [r7, #4]
- float circBuffer[CURRENTS_COUNT][CIRC_BUFF_LEN] = { 0 };
- 80023b8: f107 0334 add.w r3, r7, #52 @ 0x34
- 80023bc: 2228 movs r2, #40 @ 0x28
- 80023be: 2100 movs r1, #0
- 80023c0: 4618 mov r0, r3
- 80023c2: f015 fbc8 bl 8017b56 <memset>
- float rms[CURRENTS_COUNT] = { 0 };
- 80023c6: f04f 0300 mov.w r3, #0
- 80023ca: 633b str r3, [r7, #48] @ 0x30
- ADC2_Data adcData = { 0 };
- 80023cc: f107 0310 add.w r3, r7, #16
- 80023d0: 2220 movs r2, #32
- 80023d2: 2100 movs r1, #0
- 80023d4: 4618 mov r0, r3
- 80023d6: f015 fbbe bl 8017b56 <memset>
- uint32_t circBuffPos = 0;
- 80023da: 2300 movs r3, #0
- 80023dc: 66fb str r3, [r7, #108] @ 0x6c
- float gainCorrection = 1.0;
- 80023de: f04f 537e mov.w r3, #1065353216 @ 0x3f800000
- 80023e2: 66bb str r3, [r7, #104] @ 0x68
- while (pdTRUE) {
- osMessageQueueGet (adc2MeasDataQueue, &adcData, 0, osWaitForever);
- 80023e4: 4baa ldr r3, [pc, #680] @ (8002690 <ADC2MeasTask+0x2e0>)
- 80023e6: 6818 ldr r0, [r3, #0]
- 80023e8: f107 0110 add.w r1, r7, #16
- 80023ec: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 80023f0: 2200 movs r2, #0
- 80023f2: f011 fccb bl 8013d8c <osMessageQueueGet>
- if (osMutexAcquire (vRefmVMutex, osWaitForever) == osOK) {
- 80023f6: 4ba7 ldr r3, [pc, #668] @ (8002694 <ADC2MeasTask+0x2e4>)
- 80023f8: 681b ldr r3, [r3, #0]
- 80023fa: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80023fe: 4618 mov r0, r3
- 8002400: f011 fb69 bl 8013ad6 <osMutexAcquire>
- 8002404: 4603 mov r3, r0
- 8002406: 2b00 cmp r3, #0
- 8002408: d10c bne.n 8002424 <ADC2MeasTask+0x74>
- gainCorrection = (float)vRefmV;
- 800240a: 4ba3 ldr r3, [pc, #652] @ (8002698 <ADC2MeasTask+0x2e8>)
- 800240c: 681b ldr r3, [r3, #0]
- 800240e: ee07 3a90 vmov s15, r3
- 8002412: eef8 7a67 vcvt.f32.u32 s15, s15
- 8002416: edc7 7a1a vstr s15, [r7, #104] @ 0x68
- osMutexRelease (vRefmVMutex);
- 800241a: 4b9e ldr r3, [pc, #632] @ (8002694 <ADC2MeasTask+0x2e4>)
- 800241c: 681b ldr r3, [r3, #0]
- 800241e: 4618 mov r0, r3
- 8002420: f011 fba4 bl 8013b6c <osMutexRelease>
- }
- gainCorrection = gainCorrection / EXT_VREF_mV;
- 8002424: ed97 7a1a vldr s14, [r7, #104] @ 0x68
- 8002428: eddf 6a9c vldr s13, [pc, #624] @ 800269c <ADC2MeasTask+0x2ec>
- 800242c: eec7 7a26 vdiv.f32 s15, s14, s13
- 8002430: edc7 7a1a vstr s15, [r7, #104] @ 0x68
- float ref[CURRENTS_COUNT] = { 0 };
- 8002434: f04f 0300 mov.w r3, #0
- 8002438: 60fb str r3, [r7, #12]
- if (osMutexAcquire (ILxRefMutex, osWaitForever) == osOK) {
- 800243a: 4b99 ldr r3, [pc, #612] @ (80026a0 <ADC2MeasTask+0x2f0>)
- 800243c: 681b ldr r3, [r3, #0]
- 800243e: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8002442: 4618 mov r0, r3
- 8002444: f011 fb47 bl 8013ad6 <osMutexAcquire>
- 8002448: 4603 mov r3, r0
- 800244a: 2b00 cmp r3, #0
- 800244c: d122 bne.n 8002494 <ADC2MeasTask+0xe4>
- for (uint8_t i = 0; i < CURRENTS_COUNT; i++) {
- 800244e: 2300 movs r3, #0
- 8002450: f887 3067 strb.w r3, [r7, #103] @ 0x67
- 8002454: e015 b.n 8002482 <ADC2MeasTask+0xd2>
- ref[i] = (float)ILxRef[i];
- 8002456: f897 3067 ldrb.w r3, [r7, #103] @ 0x67
- 800245a: 4a92 ldr r2, [pc, #584] @ (80026a4 <ADC2MeasTask+0x2f4>)
- 800245c: f832 2013 ldrh.w r2, [r2, r3, lsl #1]
- 8002460: f897 3067 ldrb.w r3, [r7, #103] @ 0x67
- 8002464: ee07 2a90 vmov s15, r2
- 8002468: eef8 7a67 vcvt.f32.u32 s15, s15
- 800246c: 009b lsls r3, r3, #2
- 800246e: 3370 adds r3, #112 @ 0x70
- 8002470: 443b add r3, r7
- 8002472: 3b64 subs r3, #100 @ 0x64
- 8002474: edc3 7a00 vstr s15, [r3]
- for (uint8_t i = 0; i < CURRENTS_COUNT; i++) {
- 8002478: f897 3067 ldrb.w r3, [r7, #103] @ 0x67
- 800247c: 3301 adds r3, #1
- 800247e: f887 3067 strb.w r3, [r7, #103] @ 0x67
- 8002482: f897 3067 ldrb.w r3, [r7, #103] @ 0x67
- 8002486: 2b00 cmp r3, #0
- 8002488: d0e5 beq.n 8002456 <ADC2MeasTask+0xa6>
- }
- osMutexRelease (ILxRefMutex);
- 800248a: 4b85 ldr r3, [pc, #532] @ (80026a0 <ADC2MeasTask+0x2f0>)
- 800248c: 681b ldr r3, [r3, #0]
- 800248e: 4618 mov r0, r3
- 8002490: f011 fb6c bl 8013b6c <osMutexRelease>
- }
- for (uint8_t i = 0; i < CURRENTS_COUNT; i++) {
- 8002494: 2300 movs r3, #0
- 8002496: f887 3066 strb.w r3, [r7, #102] @ 0x66
- 800249a: e0db b.n 8002654 <ADC2MeasTask+0x2a4>
- float adcVal = (float)adcData.adcDataBuffer[i];
- 800249c: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 80024a0: 005b lsls r3, r3, #1
- 80024a2: 3370 adds r3, #112 @ 0x70
- 80024a4: 443b add r3, r7
- 80024a6: f833 3c60 ldrh.w r3, [r3, #-96]
- 80024aa: ee07 3a90 vmov s15, r3
- 80024ae: eef8 7a67 vcvt.f32.u32 s15, s15
- 80024b2: edc7 7a18 vstr s15, [r7, #96] @ 0x60
- float val = (adcVal - ref[i]) * deltaADC * I_CHANNEL_CONST * gainCorrection * I_MeasCorrectionData[i].gain + I_MeasCorrectionData[i].offset;
- 80024b6: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 80024ba: 009b lsls r3, r3, #2
- 80024bc: 3370 adds r3, #112 @ 0x70
- 80024be: 443b add r3, r7
- 80024c0: 3b64 subs r3, #100 @ 0x64
- 80024c2: edd3 7a00 vldr s15, [r3]
- 80024c6: ed97 7a18 vldr s14, [r7, #96] @ 0x60
- 80024ca: ee77 7a67 vsub.f32 s15, s14, s15
- 80024ce: eeb7 7ae7 vcvt.f64.f32 d7, s15
- 80024d2: eeb0 6b08 vmov.f64 d6, #8 @ 0x40400000 3.0
- 80024d6: ee27 6b06 vmul.f64 d6, d7, d6
- 80024da: ed9f 5b69 vldr d5, [pc, #420] @ 8002680 <ADC2MeasTask+0x2d0>
- 80024de: ee86 7b05 vdiv.f64 d7, d6, d5
- 80024e2: ed9f 6b69 vldr d6, [pc, #420] @ 8002688 <ADC2MeasTask+0x2d8>
- 80024e6: ee27 6b06 vmul.f64 d6, d7, d6
- 80024ea: edd7 7a1a vldr s15, [r7, #104] @ 0x68
- 80024ee: eeb7 7ae7 vcvt.f64.f32 d7, s15
- 80024f2: ee26 6b07 vmul.f64 d6, d6, d7
- 80024f6: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 80024fa: 4a6b ldr r2, [pc, #428] @ (80026a8 <ADC2MeasTask+0x2f8>)
- 80024fc: 00db lsls r3, r3, #3
- 80024fe: 4413 add r3, r2
- 8002500: edd3 7a00 vldr s15, [r3]
- 8002504: eeb7 7ae7 vcvt.f64.f32 d7, s15
- 8002508: ee26 6b07 vmul.f64 d6, d6, d7
- 800250c: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 8002510: 4a65 ldr r2, [pc, #404] @ (80026a8 <ADC2MeasTask+0x2f8>)
- 8002512: 00db lsls r3, r3, #3
- 8002514: 4413 add r3, r2
- 8002516: 3304 adds r3, #4
- 8002518: edd3 7a00 vldr s15, [r3]
- 800251c: eeb7 7ae7 vcvt.f64.f32 d7, s15
- 8002520: ee36 7b07 vadd.f64 d7, d6, d7
- 8002524: eef7 7bc7 vcvt.f32.f64 s15, d7
- 8002528: edc7 7a17 vstr s15, [r7, #92] @ 0x5c
- circBuffer[i][circBuffPos] = val;
- 800252c: f897 2066 ldrb.w r2, [r7, #102] @ 0x66
- 8002530: 4613 mov r3, r2
- 8002532: 009b lsls r3, r3, #2
- 8002534: 4413 add r3, r2
- 8002536: 005b lsls r3, r3, #1
- 8002538: 6efa ldr r2, [r7, #108] @ 0x6c
- 800253a: 4413 add r3, r2
- 800253c: 009b lsls r3, r3, #2
- 800253e: 3370 adds r3, #112 @ 0x70
- 8002540: 443b add r3, r7
- 8002542: 3b3c subs r3, #60 @ 0x3c
- 8002544: 6dfa ldr r2, [r7, #92] @ 0x5c
- 8002546: 601a str r2, [r3, #0]
- rms[i] = 0.0;
- 8002548: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 800254c: 009b lsls r3, r3, #2
- 800254e: 3370 adds r3, #112 @ 0x70
- 8002550: 443b add r3, r7
- 8002552: 3b40 subs r3, #64 @ 0x40
- 8002554: f04f 0200 mov.w r2, #0
- 8002558: 601a str r2, [r3, #0]
- for (uint8_t c = 0; c < CIRC_BUFF_LEN; c++) {
- 800255a: 2300 movs r3, #0
- 800255c: f887 3065 strb.w r3, [r7, #101] @ 0x65
- 8002560: e025 b.n 80025ae <ADC2MeasTask+0x1fe>
- rms[i] += circBuffer[i][c];
- 8002562: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 8002566: 009b lsls r3, r3, #2
- 8002568: 3370 adds r3, #112 @ 0x70
- 800256a: 443b add r3, r7
- 800256c: 3b40 subs r3, #64 @ 0x40
- 800256e: ed93 7a00 vldr s14, [r3]
- 8002572: f897 2066 ldrb.w r2, [r7, #102] @ 0x66
- 8002576: f897 1065 ldrb.w r1, [r7, #101] @ 0x65
- 800257a: 4613 mov r3, r2
- 800257c: 009b lsls r3, r3, #2
- 800257e: 4413 add r3, r2
- 8002580: 005b lsls r3, r3, #1
- 8002582: 440b add r3, r1
- 8002584: 009b lsls r3, r3, #2
- 8002586: 3370 adds r3, #112 @ 0x70
- 8002588: 443b add r3, r7
- 800258a: 3b3c subs r3, #60 @ 0x3c
- 800258c: edd3 7a00 vldr s15, [r3]
- 8002590: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 8002594: ee77 7a27 vadd.f32 s15, s14, s15
- 8002598: 009b lsls r3, r3, #2
- 800259a: 3370 adds r3, #112 @ 0x70
- 800259c: 443b add r3, r7
- 800259e: 3b40 subs r3, #64 @ 0x40
- 80025a0: edc3 7a00 vstr s15, [r3]
- for (uint8_t c = 0; c < CIRC_BUFF_LEN; c++) {
- 80025a4: f897 3065 ldrb.w r3, [r7, #101] @ 0x65
- 80025a8: 3301 adds r3, #1
- 80025aa: f887 3065 strb.w r3, [r7, #101] @ 0x65
- 80025ae: f897 3065 ldrb.w r3, [r7, #101] @ 0x65
- 80025b2: 2b09 cmp r3, #9
- 80025b4: d9d5 bls.n 8002562 <ADC2MeasTask+0x1b2>
- }
- rms[i] = rms[i] / CIRC_BUFF_LEN;
- 80025b6: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 80025ba: 009b lsls r3, r3, #2
- 80025bc: 3370 adds r3, #112 @ 0x70
- 80025be: 443b add r3, r7
- 80025c0: 3b40 subs r3, #64 @ 0x40
- 80025c2: ed93 7a00 vldr s14, [r3]
- 80025c6: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 80025ca: eef2 6a04 vmov.f32 s13, #36 @ 0x41200000 10.0
- 80025ce: eec7 7a26 vdiv.f32 s15, s14, s13
- 80025d2: 009b lsls r3, r3, #2
- 80025d4: 3370 adds r3, #112 @ 0x70
- 80025d6: 443b add r3, r7
- 80025d8: 3b40 subs r3, #64 @ 0x40
- 80025da: edc3 7a00 vstr s15, [r3]
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 80025de: 4b33 ldr r3, [pc, #204] @ (80026ac <ADC2MeasTask+0x2fc>)
- 80025e0: 681b ldr r3, [r3, #0]
- 80025e2: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80025e6: 4618 mov r0, r3
- 80025e8: f011 fa75 bl 8013ad6 <osMutexAcquire>
- 80025ec: 4603 mov r3, r0
- 80025ee: 2b00 cmp r3, #0
- 80025f0: d12b bne.n 800264a <ADC2MeasTask+0x29a>
- if (resMeasurements.currentPeak[i] < val) {
- 80025f2: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 80025f6: 4a2e ldr r2, [pc, #184] @ (80026b0 <ADC2MeasTask+0x300>)
- 80025f8: 3308 adds r3, #8
- 80025fa: 009b lsls r3, r3, #2
- 80025fc: 4413 add r3, r2
- 80025fe: 3304 adds r3, #4
- 8002600: edd3 7a00 vldr s15, [r3]
- 8002604: ed97 7a17 vldr s14, [r7, #92] @ 0x5c
- 8002608: eeb4 7ae7 vcmpe.f32 s14, s15
- 800260c: eef1 fa10 vmrs APSR_nzcv, fpscr
- 8002610: dd08 ble.n 8002624 <ADC2MeasTask+0x274>
- resMeasurements.currentPeak[i] = val;
- 8002612: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 8002616: 4a26 ldr r2, [pc, #152] @ (80026b0 <ADC2MeasTask+0x300>)
- 8002618: 3308 adds r3, #8
- 800261a: 009b lsls r3, r3, #2
- 800261c: 4413 add r3, r2
- 800261e: 3304 adds r3, #4
- 8002620: 6dfa ldr r2, [r7, #92] @ 0x5c
- 8002622: 601a str r2, [r3, #0]
- }
- resMeasurements.currentRMS[i] = rms[i];
- 8002624: f897 2066 ldrb.w r2, [r7, #102] @ 0x66
- 8002628: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 800262c: 0092 lsls r2, r2, #2
- 800262e: 3270 adds r2, #112 @ 0x70
- 8002630: 443a add r2, r7
- 8002632: 3a40 subs r2, #64 @ 0x40
- 8002634: 6812 ldr r2, [r2, #0]
- 8002636: 491e ldr r1, [pc, #120] @ (80026b0 <ADC2MeasTask+0x300>)
- 8002638: 3306 adds r3, #6
- 800263a: 009b lsls r3, r3, #2
- 800263c: 440b add r3, r1
- 800263e: 601a str r2, [r3, #0]
- osMutexRelease (resMeasurementsMutex);
- 8002640: 4b1a ldr r3, [pc, #104] @ (80026ac <ADC2MeasTask+0x2fc>)
- 8002642: 681b ldr r3, [r3, #0]
- 8002644: 4618 mov r0, r3
- 8002646: f011 fa91 bl 8013b6c <osMutexRelease>
- for (uint8_t i = 0; i < CURRENTS_COUNT; i++) {
- 800264a: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 800264e: 3301 adds r3, #1
- 8002650: f887 3066 strb.w r3, [r7, #102] @ 0x66
- 8002654: f897 3066 ldrb.w r3, [r7, #102] @ 0x66
- 8002658: 2b00 cmp r3, #0
- 800265a: f43f af1f beq.w 800249c <ADC2MeasTask+0xec>
- }
- }
- ++circBuffPos;
- 800265e: 6efb ldr r3, [r7, #108] @ 0x6c
- 8002660: 3301 adds r3, #1
- 8002662: 66fb str r3, [r7, #108] @ 0x6c
- circBuffPos = circBuffPos % CIRC_BUFF_LEN;
- 8002664: 6efa ldr r2, [r7, #108] @ 0x6c
- 8002666: 4b13 ldr r3, [pc, #76] @ (80026b4 <ADC2MeasTask+0x304>)
- 8002668: fba3 1302 umull r1, r3, r3, r2
- 800266c: 08d9 lsrs r1, r3, #3
- 800266e: 460b mov r3, r1
- 8002670: 009b lsls r3, r3, #2
- 8002672: 440b add r3, r1
- 8002674: 005b lsls r3, r3, #1
- 8002676: 1ad3 subs r3, r2, r3
- 8002678: 66fb str r3, [r7, #108] @ 0x6c
- while (pdTRUE) {
- 800267a: e6b3 b.n 80023e4 <ADC2MeasTask+0x34>
- 800267c: f3af 8000 nop.w
- 8002680: 00000000 .word 0x00000000
- 8002684: 40efffe0 .word 0x40efffe0
- 8002688: 83e425af .word 0x83e425af
- 800268c: 401e4d9e .word 0x401e4d9e
- 8002690: 240007cc .word 0x240007cc
- 8002694: 240007e0 .word 0x240007e0
- 8002698: 24000030 .word 0x24000030
- 800269c: 453b8000 .word 0x453b8000
- 80026a0: 240007ec .word 0x240007ec
- 80026a4: 2400085c .word 0x2400085c
- 80026a8: 24000018 .word 0x24000018
- 80026ac: 240007e4 .word 0x240007e4
- 80026b0: 240007f0 .word 0x240007f0
- 80026b4: cccccccd .word 0xcccccccd
- 080026b8 <ADC3MeasTask>:
- }
- }
- void ADC3MeasTask (void* arg) {
- 80026b8: b580 push {r7, lr}
- 80026ba: b0bc sub sp, #240 @ 0xf0
- 80026bc: af00 add r7, sp, #0
- 80026be: 6078 str r0, [r7, #4]
- float motorXSensCircBuffer[CIRC_BUFF_LEN] = { 0 };
- 80026c0: f107 03a4 add.w r3, r7, #164 @ 0xa4
- 80026c4: 2228 movs r2, #40 @ 0x28
- 80026c6: 2100 movs r1, #0
- 80026c8: 4618 mov r0, r3
- 80026ca: f015 fa44 bl 8017b56 <memset>
- float motorYSensCircBuffer[CIRC_BUFF_LEN] = { 0 };
- 80026ce: f107 037c add.w r3, r7, #124 @ 0x7c
- 80026d2: 2228 movs r2, #40 @ 0x28
- 80026d4: 2100 movs r1, #0
- 80026d6: 4618 mov r0, r3
- 80026d8: f015 fa3d bl 8017b56 <memset>
- float pvT1CircBuffer[CIRC_BUFF_LEN] = { 0 };
- 80026dc: f107 0354 add.w r3, r7, #84 @ 0x54
- 80026e0: 2228 movs r2, #40 @ 0x28
- 80026e2: 2100 movs r1, #0
- 80026e4: 4618 mov r0, r3
- 80026e6: f015 fa36 bl 8017b56 <memset>
- float pvT2CircBuffer[CIRC_BUFF_LEN] = { 0 };
- 80026ea: f107 032c add.w r3, r7, #44 @ 0x2c
- 80026ee: 2228 movs r2, #40 @ 0x28
- 80026f0: 2100 movs r1, #0
- 80026f2: 4618 mov r0, r3
- 80026f4: f015 fa2f bl 8017b56 <memset>
- uint32_t circBuffPos = 0;
- 80026f8: 2300 movs r3, #0
- 80026fa: f8c7 30ec str.w r3, [r7, #236] @ 0xec
- ADC3_Data adcData = { 0 };
- 80026fe: f107 030c add.w r3, r7, #12
- 8002702: 2220 movs r2, #32
- 8002704: 2100 movs r1, #0
- 8002706: 4618 mov r0, r3
- 8002708: f015 fa25 bl 8017b56 <memset>
- while (pdTRUE) {
- osMessageQueueGet (adc3MeasDataQueue, &adcData, 0, osWaitForever);
- 800270c: 4bc2 ldr r3, [pc, #776] @ (8002a18 <ADC3MeasTask+0x360>)
- 800270e: 6818 ldr r0, [r3, #0]
- 8002710: f107 010c add.w r1, r7, #12
- 8002714: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8002718: 2200 movs r2, #0
- 800271a: f011 fb37 bl 8013d8c <osMessageQueueGet>
- uint32_t vRef = __LL_ADC_CALC_VREFANALOG_VOLTAGE (adcData.adcDataBuffer[VrefInt], LL_ADC_RESOLUTION_16B);
- 800271e: 4bbf ldr r3, [pc, #764] @ (8002a1c <ADC3MeasTask+0x364>)
- 8002720: 881b ldrh r3, [r3, #0]
- 8002722: 461a mov r2, r3
- 8002724: f640 43e4 movw r3, #3300 @ 0xce4
- 8002728: fb02 f303 mul.w r3, r2, r3
- 800272c: 8aba ldrh r2, [r7, #20]
- 800272e: fbb3 f3f2 udiv r3, r3, r2
- 8002732: f8c7 30d4 str.w r3, [r7, #212] @ 0xd4
- if (osMutexAcquire (vRefmVMutex, osWaitForever) == osOK) {
- 8002736: 4bba ldr r3, [pc, #744] @ (8002a20 <ADC3MeasTask+0x368>)
- 8002738: 681b ldr r3, [r3, #0]
- 800273a: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 800273e: 4618 mov r0, r3
- 8002740: f011 f9c9 bl 8013ad6 <osMutexAcquire>
- 8002744: 4603 mov r3, r0
- 8002746: 2b00 cmp r3, #0
- 8002748: d108 bne.n 800275c <ADC3MeasTask+0xa4>
- vRefmV = vRef;
- 800274a: 4ab6 ldr r2, [pc, #728] @ (8002a24 <ADC3MeasTask+0x36c>)
- 800274c: f8d7 30d4 ldr.w r3, [r7, #212] @ 0xd4
- 8002750: 6013 str r3, [r2, #0]
- osMutexRelease (vRefmVMutex);
- 8002752: 4bb3 ldr r3, [pc, #716] @ (8002a20 <ADC3MeasTask+0x368>)
- 8002754: 681b ldr r3, [r3, #0]
- 8002756: 4618 mov r0, r3
- 8002758: f011 fa08 bl 8013b6c <osMutexRelease>
- }
- float motorXCurrentSense = adcData.adcDataBuffer[motorXSense] * deltaADC * 10 / 8.33333;
- 800275c: 8a3b ldrh r3, [r7, #16]
- 800275e: ee07 3a90 vmov s15, r3
- 8002762: eeb8 7be7 vcvt.f64.s32 d7, s15
- 8002766: eeb0 6b08 vmov.f64 d6, #8 @ 0x40400000 3.0
- 800276a: ee27 6b06 vmul.f64 d6, d7, d6
- 800276e: ed9f 5ba2 vldr d5, [pc, #648] @ 80029f8 <ADC3MeasTask+0x340>
- 8002772: ee86 7b05 vdiv.f64 d7, d6, d5
- 8002776: eeb2 6b04 vmov.f64 d6, #36 @ 0x41200000 10.0
- 800277a: ee27 6b06 vmul.f64 d6, d7, d6
- 800277e: ed9f 5ba0 vldr d5, [pc, #640] @ 8002a00 <ADC3MeasTask+0x348>
- 8002782: ee86 7b05 vdiv.f64 d7, d6, d5
- 8002786: eef7 7bc7 vcvt.f32.f64 s15, d7
- 800278a: edc7 7a34 vstr s15, [r7, #208] @ 0xd0
- float motorYCurrentSense = adcData.adcDataBuffer[motorYSense] * deltaADC * 10 / 8.33333;
- 800278e: 8a7b ldrh r3, [r7, #18]
- 8002790: ee07 3a90 vmov s15, r3
- 8002794: eeb8 7be7 vcvt.f64.s32 d7, s15
- 8002798: eeb0 6b08 vmov.f64 d6, #8 @ 0x40400000 3.0
- 800279c: ee27 6b06 vmul.f64 d6, d7, d6
- 80027a0: ed9f 5b95 vldr d5, [pc, #596] @ 80029f8 <ADC3MeasTask+0x340>
- 80027a4: ee86 7b05 vdiv.f64 d7, d6, d5
- 80027a8: eeb2 6b04 vmov.f64 d6, #36 @ 0x41200000 10.0
- 80027ac: ee27 6b06 vmul.f64 d6, d7, d6
- 80027b0: ed9f 5b93 vldr d5, [pc, #588] @ 8002a00 <ADC3MeasTask+0x348>
- 80027b4: ee86 7b05 vdiv.f64 d7, d6, d5
- 80027b8: eef7 7bc7 vcvt.f32.f64 s15, d7
- 80027bc: edc7 7a33 vstr s15, [r7, #204] @ 0xcc
- motorXSensCircBuffer[circBuffPos] = motorXCurrentSense;
- 80027c0: f8d7 30ec ldr.w r3, [r7, #236] @ 0xec
- 80027c4: 009b lsls r3, r3, #2
- 80027c6: 33f0 adds r3, #240 @ 0xf0
- 80027c8: 443b add r3, r7
- 80027ca: 3b4c subs r3, #76 @ 0x4c
- 80027cc: f8d7 20d0 ldr.w r2, [r7, #208] @ 0xd0
- 80027d0: 601a str r2, [r3, #0]
- motorYSensCircBuffer[circBuffPos] = motorYCurrentSense;
- 80027d2: f8d7 30ec ldr.w r3, [r7, #236] @ 0xec
- 80027d6: 009b lsls r3, r3, #2
- 80027d8: 33f0 adds r3, #240 @ 0xf0
- 80027da: 443b add r3, r7
- 80027dc: 3b74 subs r3, #116 @ 0x74
- 80027de: f8d7 20cc ldr.w r2, [r7, #204] @ 0xcc
- 80027e2: 601a str r2, [r3, #0]
- pvT1CircBuffer[circBuffPos] = adcData.adcDataBuffer[pvTemp1] * deltaADC * 45.33333333 - 63;
- 80027e4: 89bb ldrh r3, [r7, #12]
- 80027e6: ee07 3a90 vmov s15, r3
- 80027ea: eeb8 7be7 vcvt.f64.s32 d7, s15
- 80027ee: eeb0 6b08 vmov.f64 d6, #8 @ 0x40400000 3.0
- 80027f2: ee27 6b06 vmul.f64 d6, d7, d6
- 80027f6: ed9f 5b80 vldr d5, [pc, #512] @ 80029f8 <ADC3MeasTask+0x340>
- 80027fa: ee86 7b05 vdiv.f64 d7, d6, d5
- 80027fe: ed9f 6b82 vldr d6, [pc, #520] @ 8002a08 <ADC3MeasTask+0x350>
- 8002802: ee27 7b06 vmul.f64 d7, d7, d6
- 8002806: ed9f 6b82 vldr d6, [pc, #520] @ 8002a10 <ADC3MeasTask+0x358>
- 800280a: ee37 7b46 vsub.f64 d7, d7, d6
- 800280e: eef7 7bc7 vcvt.f32.f64 s15, d7
- 8002812: f8d7 30ec ldr.w r3, [r7, #236] @ 0xec
- 8002816: 009b lsls r3, r3, #2
- 8002818: 33f0 adds r3, #240 @ 0xf0
- 800281a: 443b add r3, r7
- 800281c: 3b9c subs r3, #156 @ 0x9c
- 800281e: edc3 7a00 vstr s15, [r3]
- pvT2CircBuffer[circBuffPos] = adcData.adcDataBuffer[pvTemp2] * deltaADC * 45.33333333 - 63;
- 8002822: 89fb ldrh r3, [r7, #14]
- 8002824: ee07 3a90 vmov s15, r3
- 8002828: eeb8 7be7 vcvt.f64.s32 d7, s15
- 800282c: eeb0 6b08 vmov.f64 d6, #8 @ 0x40400000 3.0
- 8002830: ee27 6b06 vmul.f64 d6, d7, d6
- 8002834: ed9f 5b70 vldr d5, [pc, #448] @ 80029f8 <ADC3MeasTask+0x340>
- 8002838: ee86 7b05 vdiv.f64 d7, d6, d5
- 800283c: ed9f 6b72 vldr d6, [pc, #456] @ 8002a08 <ADC3MeasTask+0x350>
- 8002840: ee27 7b06 vmul.f64 d7, d7, d6
- 8002844: ed9f 6b72 vldr d6, [pc, #456] @ 8002a10 <ADC3MeasTask+0x358>
- 8002848: ee37 7b46 vsub.f64 d7, d7, d6
- 800284c: eef7 7bc7 vcvt.f32.f64 s15, d7
- 8002850: f8d7 30ec ldr.w r3, [r7, #236] @ 0xec
- 8002854: 009b lsls r3, r3, #2
- 8002856: 33f0 adds r3, #240 @ 0xf0
- 8002858: 443b add r3, r7
- 800285a: 3bc4 subs r3, #196 @ 0xc4
- 800285c: edc3 7a00 vstr s15, [r3]
- float motorXAveCurrent = 0;
- 8002860: f04f 0300 mov.w r3, #0
- 8002864: f8c7 30e8 str.w r3, [r7, #232] @ 0xe8
- float motorYAveCurrent = 0;
- 8002868: f04f 0300 mov.w r3, #0
- 800286c: f8c7 30e4 str.w r3, [r7, #228] @ 0xe4
- float pvT1AveTemp = 0;
- 8002870: f04f 0300 mov.w r3, #0
- 8002874: f8c7 30e0 str.w r3, [r7, #224] @ 0xe0
- float pvT2AveTemp = 0;
- 8002878: f04f 0300 mov.w r3, #0
- 800287c: f8c7 30dc str.w r3, [r7, #220] @ 0xdc
- for (uint8_t i = 0; i < CIRC_BUFF_LEN; i++) {
- 8002880: 2300 movs r3, #0
- 8002882: f887 30db strb.w r3, [r7, #219] @ 0xdb
- 8002886: e03c b.n 8002902 <ADC3MeasTask+0x24a>
- motorXAveCurrent += motorXSensCircBuffer[i];
- 8002888: f897 30db ldrb.w r3, [r7, #219] @ 0xdb
- 800288c: 009b lsls r3, r3, #2
- 800288e: 33f0 adds r3, #240 @ 0xf0
- 8002890: 443b add r3, r7
- 8002892: 3b4c subs r3, #76 @ 0x4c
- 8002894: edd3 7a00 vldr s15, [r3]
- 8002898: ed97 7a3a vldr s14, [r7, #232] @ 0xe8
- 800289c: ee77 7a27 vadd.f32 s15, s14, s15
- 80028a0: edc7 7a3a vstr s15, [r7, #232] @ 0xe8
- motorYAveCurrent += motorYSensCircBuffer[i];
- 80028a4: f897 30db ldrb.w r3, [r7, #219] @ 0xdb
- 80028a8: 009b lsls r3, r3, #2
- 80028aa: 33f0 adds r3, #240 @ 0xf0
- 80028ac: 443b add r3, r7
- 80028ae: 3b74 subs r3, #116 @ 0x74
- 80028b0: edd3 7a00 vldr s15, [r3]
- 80028b4: ed97 7a39 vldr s14, [r7, #228] @ 0xe4
- 80028b8: ee77 7a27 vadd.f32 s15, s14, s15
- 80028bc: edc7 7a39 vstr s15, [r7, #228] @ 0xe4
- #ifdef PV_BOARD
- pvT1AveTemp += pvT1CircBuffer[i];
- 80028c0: f897 30db ldrb.w r3, [r7, #219] @ 0xdb
- 80028c4: 009b lsls r3, r3, #2
- 80028c6: 33f0 adds r3, #240 @ 0xf0
- 80028c8: 443b add r3, r7
- 80028ca: 3b9c subs r3, #156 @ 0x9c
- 80028cc: edd3 7a00 vldr s15, [r3]
- 80028d0: ed97 7a38 vldr s14, [r7, #224] @ 0xe0
- 80028d4: ee77 7a27 vadd.f32 s15, s14, s15
- 80028d8: edc7 7a38 vstr s15, [r7, #224] @ 0xe0
- pvT2AveTemp += pvT2CircBuffer[i];
- 80028dc: f897 30db ldrb.w r3, [r7, #219] @ 0xdb
- 80028e0: 009b lsls r3, r3, #2
- 80028e2: 33f0 adds r3, #240 @ 0xf0
- 80028e4: 443b add r3, r7
- 80028e6: 3bc4 subs r3, #196 @ 0xc4
- 80028e8: edd3 7a00 vldr s15, [r3]
- 80028ec: ed97 7a37 vldr s14, [r7, #220] @ 0xdc
- 80028f0: ee77 7a27 vadd.f32 s15, s14, s15
- 80028f4: edc7 7a37 vstr s15, [r7, #220] @ 0xdc
- for (uint8_t i = 0; i < CIRC_BUFF_LEN; i++) {
- 80028f8: f897 30db ldrb.w r3, [r7, #219] @ 0xdb
- 80028fc: 3301 adds r3, #1
- 80028fe: f887 30db strb.w r3, [r7, #219] @ 0xdb
- 8002902: f897 30db ldrb.w r3, [r7, #219] @ 0xdb
- 8002906: 2b09 cmp r3, #9
- 8002908: d9be bls.n 8002888 <ADC3MeasTask+0x1d0>
- #endif
- }
- motorXAveCurrent /= CIRC_BUFF_LEN;
- 800290a: ed97 7a3a vldr s14, [r7, #232] @ 0xe8
- 800290e: eef2 6a04 vmov.f32 s13, #36 @ 0x41200000 10.0
- 8002912: eec7 7a26 vdiv.f32 s15, s14, s13
- 8002916: edc7 7a3a vstr s15, [r7, #232] @ 0xe8
- motorYAveCurrent /= CIRC_BUFF_LEN;
- 800291a: ed97 7a39 vldr s14, [r7, #228] @ 0xe4
- 800291e: eef2 6a04 vmov.f32 s13, #36 @ 0x41200000 10.0
- 8002922: eec7 7a26 vdiv.f32 s15, s14, s13
- 8002926: edc7 7a39 vstr s15, [r7, #228] @ 0xe4
- pvT1AveTemp /= CIRC_BUFF_LEN;
- 800292a: ed97 7a38 vldr s14, [r7, #224] @ 0xe0
- 800292e: eef2 6a04 vmov.f32 s13, #36 @ 0x41200000 10.0
- 8002932: eec7 7a26 vdiv.f32 s15, s14, s13
- 8002936: edc7 7a38 vstr s15, [r7, #224] @ 0xe0
- pvT2AveTemp /= CIRC_BUFF_LEN;
- 800293a: ed97 7a37 vldr s14, [r7, #220] @ 0xdc
- 800293e: eef2 6a04 vmov.f32 s13, #36 @ 0x41200000 10.0
- 8002942: eec7 7a26 vdiv.f32 s15, s14, s13
- 8002946: edc7 7a37 vstr s15, [r7, #220] @ 0xdc
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 800294a: 4b37 ldr r3, [pc, #220] @ (8002a28 <ADC3MeasTask+0x370>)
- 800294c: 681b ldr r3, [r3, #0]
- 800294e: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8002952: 4618 mov r0, r3
- 8002954: f011 f8bf bl 8013ad6 <osMutexAcquire>
- 8002958: 4603 mov r3, r0
- 800295a: 2b00 cmp r3, #0
- 800295c: d138 bne.n 80029d0 <ADC3MeasTask+0x318>
- if (sensorsInfo.motorXStatus == 1) {
- 800295e: 4b33 ldr r3, [pc, #204] @ (8002a2c <ADC3MeasTask+0x374>)
- 8002960: 7d1b ldrb r3, [r3, #20]
- 8002962: 2b01 cmp r3, #1
- 8002964: d111 bne.n 800298a <ADC3MeasTask+0x2d2>
- sensorsInfo.motorXAveCurrent = motorXAveCurrent;
- 8002966: 4a31 ldr r2, [pc, #196] @ (8002a2c <ADC3MeasTask+0x374>)
- 8002968: f8d7 30e8 ldr.w r3, [r7, #232] @ 0xe8
- 800296c: 6193 str r3, [r2, #24]
- if (sensorsInfo.motorXPeakCurrent < motorXCurrentSense) {
- 800296e: 4b2f ldr r3, [pc, #188] @ (8002a2c <ADC3MeasTask+0x374>)
- 8002970: edd3 7a08 vldr s15, [r3, #32]
- 8002974: ed97 7a34 vldr s14, [r7, #208] @ 0xd0
- 8002978: eeb4 7ae7 vcmpe.f32 s14, s15
- 800297c: eef1 fa10 vmrs APSR_nzcv, fpscr
- 8002980: dd03 ble.n 800298a <ADC3MeasTask+0x2d2>
- sensorsInfo.motorXPeakCurrent = motorXCurrentSense;
- 8002982: 4a2a ldr r2, [pc, #168] @ (8002a2c <ADC3MeasTask+0x374>)
- 8002984: f8d7 30d0 ldr.w r3, [r7, #208] @ 0xd0
- 8002988: 6213 str r3, [r2, #32]
- }
- }
- if (sensorsInfo.motorYStatus == 1) {
- 800298a: 4b28 ldr r3, [pc, #160] @ (8002a2c <ADC3MeasTask+0x374>)
- 800298c: 7d5b ldrb r3, [r3, #21]
- 800298e: 2b01 cmp r3, #1
- 8002990: d111 bne.n 80029b6 <ADC3MeasTask+0x2fe>
- sensorsInfo.motorYAveCurrent = motorYAveCurrent;
- 8002992: 4a26 ldr r2, [pc, #152] @ (8002a2c <ADC3MeasTask+0x374>)
- 8002994: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8002998: 61d3 str r3, [r2, #28]
- if (sensorsInfo.motorYPeakCurrent < motorYCurrentSense) {
- 800299a: 4b24 ldr r3, [pc, #144] @ (8002a2c <ADC3MeasTask+0x374>)
- 800299c: edd3 7a09 vldr s15, [r3, #36] @ 0x24
- 80029a0: ed97 7a33 vldr s14, [r7, #204] @ 0xcc
- 80029a4: eeb4 7ae7 vcmpe.f32 s14, s15
- 80029a8: eef1 fa10 vmrs APSR_nzcv, fpscr
- 80029ac: dd03 ble.n 80029b6 <ADC3MeasTask+0x2fe>
- sensorsInfo.motorYPeakCurrent = motorYCurrentSense;
- 80029ae: 4a1f ldr r2, [pc, #124] @ (8002a2c <ADC3MeasTask+0x374>)
- 80029b0: f8d7 30cc ldr.w r3, [r7, #204] @ 0xcc
- 80029b4: 6253 str r3, [r2, #36] @ 0x24
- }
- }
- sensorsInfo.pvTemperature[0] = pvT1AveTemp;
- 80029b6: 4a1d ldr r2, [pc, #116] @ (8002a2c <ADC3MeasTask+0x374>)
- 80029b8: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 80029bc: 6013 str r3, [r2, #0]
- sensorsInfo.pvTemperature[1] = pvT2AveTemp;
- 80029be: 4a1b ldr r2, [pc, #108] @ (8002a2c <ADC3MeasTask+0x374>)
- 80029c0: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc
- 80029c4: 6053 str r3, [r2, #4]
- osMutexRelease (sensorsInfoMutex);
- 80029c6: 4b18 ldr r3, [pc, #96] @ (8002a28 <ADC3MeasTask+0x370>)
- 80029c8: 681b ldr r3, [r3, #0]
- 80029ca: 4618 mov r0, r3
- 80029cc: f011 f8ce bl 8013b6c <osMutexRelease>
- }
- ++circBuffPos;
- 80029d0: f8d7 30ec ldr.w r3, [r7, #236] @ 0xec
- 80029d4: 3301 adds r3, #1
- 80029d6: f8c7 30ec str.w r3, [r7, #236] @ 0xec
- circBuffPos = circBuffPos % CIRC_BUFF_LEN;
- 80029da: f8d7 20ec ldr.w r2, [r7, #236] @ 0xec
- 80029de: 4b14 ldr r3, [pc, #80] @ (8002a30 <ADC3MeasTask+0x378>)
- 80029e0: fba3 1302 umull r1, r3, r3, r2
- 80029e4: 08d9 lsrs r1, r3, #3
- 80029e6: 460b mov r3, r1
- 80029e8: 009b lsls r3, r3, #2
- 80029ea: 440b add r3, r1
- 80029ec: 005b lsls r3, r3, #1
- 80029ee: 1ad3 subs r3, r2, r3
- 80029f0: f8c7 30ec str.w r3, [r7, #236] @ 0xec
- while (pdTRUE) {
- 80029f4: e68a b.n 800270c <ADC3MeasTask+0x54>
- 80029f6: bf00 nop
- 80029f8: 00000000 .word 0x00000000
- 80029fc: 40efffe0 .word 0x40efffe0
- 8002a00: 3ad18d26 .word 0x3ad18d26
- 8002a04: 4020aaaa .word 0x4020aaaa
- 8002a08: aaa38226 .word 0xaaa38226
- 8002a0c: 4046aaaa .word 0x4046aaaa
- 8002a10: 00000000 .word 0x00000000
- 8002a14: 404f8000 .word 0x404f8000
- 8002a18: 240007d0 .word 0x240007d0
- 8002a1c: 1ff1e860 .word 0x1ff1e860
- 8002a20: 240007e0 .word 0x240007e0
- 8002a24: 24000030 .word 0x24000030
- 8002a28: 240007e8 .word 0x240007e8
- 8002a2c: 2400082c .word 0x2400082c
- 8002a30: cccccccd .word 0xcccccccd
- 08002a34 <LimiterSwitchTask>:
- }
- }
- void LimiterSwitchTask (void* arg) {
- 8002a34: b580 push {r7, lr}
- 8002a36: b08a sub sp, #40 @ 0x28
- 8002a38: af06 add r7, sp, #24
- 8002a3a: 6078 str r0, [r7, #4]
- LimiterSwitchData limiterSwitchData = { 0 };
- 8002a3c: 2300 movs r3, #0
- 8002a3e: 60bb str r3, [r7, #8]
- limiterSwitchData.gpioPin = GPIO_PIN_8;
- 8002a40: f44f 7380 mov.w r3, #256 @ 0x100
- 8002a44: 813b strh r3, [r7, #8]
- for (uint8_t i = 0; i < 6; i++) {
- 8002a46: 2300 movs r3, #0
- 8002a48: 73fb strb r3, [r7, #15]
- 8002a4a: e015 b.n 8002a78 <LimiterSwitchTask+0x44>
- limiterSwitchData.pinState = HAL_GPIO_ReadPin (GPIOD, limiterSwitchData.gpioPin);
- 8002a4c: 893b ldrh r3, [r7, #8]
- 8002a4e: 4619 mov r1, r3
- 8002a50: 486c ldr r0, [pc, #432] @ (8002c04 <LimiterSwitchTask+0x1d0>)
- 8002a52: f008 f84b bl 800aaec <HAL_GPIO_ReadPin>
- 8002a56: 4603 mov r3, r0
- 8002a58: 72bb strb r3, [r7, #10]
- osMessageQueuePut (limiterSwitchDataQueue, &limiterSwitchData, 0, 0);
- 8002a5a: 4b6b ldr r3, [pc, #428] @ (8002c08 <LimiterSwitchTask+0x1d4>)
- 8002a5c: 6818 ldr r0, [r3, #0]
- 8002a5e: f107 0108 add.w r1, r7, #8
- 8002a62: 2300 movs r3, #0
- 8002a64: 2200 movs r2, #0
- 8002a66: f011 f931 bl 8013ccc <osMessageQueuePut>
- limiterSwitchData.gpioPin = limiterSwitchData.gpioPin << 1;
- 8002a6a: 893b ldrh r3, [r7, #8]
- 8002a6c: 005b lsls r3, r3, #1
- 8002a6e: b29b uxth r3, r3
- 8002a70: 813b strh r3, [r7, #8]
- for (uint8_t i = 0; i < 6; i++) {
- 8002a72: 7bfb ldrb r3, [r7, #15]
- 8002a74: 3301 adds r3, #1
- 8002a76: 73fb strb r3, [r7, #15]
- 8002a78: 7bfb ldrb r3, [r7, #15]
- 8002a7a: 2b05 cmp r3, #5
- 8002a7c: d9e6 bls.n 8002a4c <LimiterSwitchTask+0x18>
- }
- while (pdTRUE) {
- osMessageQueueGet (limiterSwitchDataQueue, &limiterSwitchData, 0, osWaitForever);
- 8002a7e: 4b62 ldr r3, [pc, #392] @ (8002c08 <LimiterSwitchTask+0x1d4>)
- 8002a80: 6818 ldr r0, [r3, #0]
- 8002a82: f107 0108 add.w r1, r7, #8
- 8002a86: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8002a8a: 2200 movs r2, #0
- 8002a8c: f011 f97e bl 8013d8c <osMessageQueueGet>
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 8002a90: 4b5e ldr r3, [pc, #376] @ (8002c0c <LimiterSwitchTask+0x1d8>)
- 8002a92: 681b ldr r3, [r3, #0]
- 8002a94: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8002a98: 4618 mov r0, r3
- 8002a9a: f011 f81c bl 8013ad6 <osMutexAcquire>
- 8002a9e: 4603 mov r3, r0
- 8002aa0: 2b00 cmp r3, #0
- 8002aa2: d1ec bne.n 8002a7e <LimiterSwitchTask+0x4a>
- switch (limiterSwitchData.gpioPin) {
- 8002aa4: 893b ldrh r3, [r7, #8]
- 8002aa6: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 8002aaa: d052 beq.n 8002b52 <LimiterSwitchTask+0x11e>
- 8002aac: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 8002ab0: dc5a bgt.n 8002b68 <LimiterSwitchTask+0x134>
- 8002ab2: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 8002ab6: d041 beq.n 8002b3c <LimiterSwitchTask+0x108>
- 8002ab8: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 8002abc: dc54 bgt.n 8002b68 <LimiterSwitchTask+0x134>
- 8002abe: f5b3 6f00 cmp.w r3, #2048 @ 0x800
- 8002ac2: d030 beq.n 8002b26 <LimiterSwitchTask+0xf2>
- 8002ac4: f5b3 6f00 cmp.w r3, #2048 @ 0x800
- 8002ac8: dc4e bgt.n 8002b68 <LimiterSwitchTask+0x134>
- 8002aca: f5b3 6f80 cmp.w r3, #1024 @ 0x400
- 8002ace: d01f beq.n 8002b10 <LimiterSwitchTask+0xdc>
- 8002ad0: f5b3 6f80 cmp.w r3, #1024 @ 0x400
- 8002ad4: dc48 bgt.n 8002b68 <LimiterSwitchTask+0x134>
- 8002ad6: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 8002ada: d003 beq.n 8002ae4 <LimiterSwitchTask+0xb0>
- 8002adc: f5b3 7f00 cmp.w r3, #512 @ 0x200
- 8002ae0: d00b beq.n 8002afa <LimiterSwitchTask+0xc6>
- case GPIO_PIN_9: sensorsInfo.limitYSwitchDown = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- case GPIO_PIN_10: sensorsInfo.limitXSwitchCenter = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- case GPIO_PIN_11: sensorsInfo.limitYSwitchUp = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- case GPIO_PIN_12: sensorsInfo.limitXSwitchUp = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- case GPIO_PIN_13: sensorsInfo.limitXSwitchDown = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- default: break;
- 8002ae2: e041 b.n 8002b68 <LimiterSwitchTask+0x134>
- case GPIO_PIN_8: sensorsInfo.limitYSwitchCenter = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- 8002ae4: 7abb ldrb r3, [r7, #10]
- 8002ae6: 2b01 cmp r3, #1
- 8002ae8: bf14 ite ne
- 8002aea: 2301 movne r3, #1
- 8002aec: 2300 moveq r3, #0
- 8002aee: b2db uxtb r3, r3
- 8002af0: 461a mov r2, r3
- 8002af2: 4b47 ldr r3, [pc, #284] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002af4: f883 202d strb.w r2, [r3, #45] @ 0x2d
- 8002af8: e037 b.n 8002b6a <LimiterSwitchTask+0x136>
- case GPIO_PIN_9: sensorsInfo.limitYSwitchDown = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- 8002afa: 7abb ldrb r3, [r7, #10]
- 8002afc: 2b01 cmp r3, #1
- 8002afe: bf14 ite ne
- 8002b00: 2301 movne r3, #1
- 8002b02: 2300 moveq r3, #0
- 8002b04: b2db uxtb r3, r3
- 8002b06: 461a mov r2, r3
- 8002b08: 4b41 ldr r3, [pc, #260] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b0a: f883 202c strb.w r2, [r3, #44] @ 0x2c
- 8002b0e: e02c b.n 8002b6a <LimiterSwitchTask+0x136>
- case GPIO_PIN_10: sensorsInfo.limitXSwitchCenter = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- 8002b10: 7abb ldrb r3, [r7, #10]
- 8002b12: 2b01 cmp r3, #1
- 8002b14: bf14 ite ne
- 8002b16: 2301 movne r3, #1
- 8002b18: 2300 moveq r3, #0
- 8002b1a: b2db uxtb r3, r3
- 8002b1c: 461a mov r2, r3
- 8002b1e: 4b3c ldr r3, [pc, #240] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b20: f883 202a strb.w r2, [r3, #42] @ 0x2a
- 8002b24: e021 b.n 8002b6a <LimiterSwitchTask+0x136>
- case GPIO_PIN_11: sensorsInfo.limitYSwitchUp = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- 8002b26: 7abb ldrb r3, [r7, #10]
- 8002b28: 2b01 cmp r3, #1
- 8002b2a: bf14 ite ne
- 8002b2c: 2301 movne r3, #1
- 8002b2e: 2300 moveq r3, #0
- 8002b30: b2db uxtb r3, r3
- 8002b32: 461a mov r2, r3
- 8002b34: 4b36 ldr r3, [pc, #216] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b36: f883 202b strb.w r2, [r3, #43] @ 0x2b
- 8002b3a: e016 b.n 8002b6a <LimiterSwitchTask+0x136>
- case GPIO_PIN_12: sensorsInfo.limitXSwitchUp = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- 8002b3c: 7abb ldrb r3, [r7, #10]
- 8002b3e: 2b01 cmp r3, #1
- 8002b40: bf14 ite ne
- 8002b42: 2301 movne r3, #1
- 8002b44: 2300 moveq r3, #0
- 8002b46: b2db uxtb r3, r3
- 8002b48: 461a mov r2, r3
- 8002b4a: 4b31 ldr r3, [pc, #196] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b4c: f883 2028 strb.w r2, [r3, #40] @ 0x28
- 8002b50: e00b b.n 8002b6a <LimiterSwitchTask+0x136>
- case GPIO_PIN_13: sensorsInfo.limitXSwitchDown = limiterSwitchData.pinState == GPIO_PIN_SET ? 0 : 1; break;
- 8002b52: 7abb ldrb r3, [r7, #10]
- 8002b54: 2b01 cmp r3, #1
- 8002b56: bf14 ite ne
- 8002b58: 2301 movne r3, #1
- 8002b5a: 2300 moveq r3, #0
- 8002b5c: b2db uxtb r3, r3
- 8002b5e: 461a mov r2, r3
- 8002b60: 4b2b ldr r3, [pc, #172] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b62: f883 2029 strb.w r2, [r3, #41] @ 0x29
- 8002b66: e000 b.n 8002b6a <LimiterSwitchTask+0x136>
- default: break;
- 8002b68: bf00 nop
- }
- if ((sensorsInfo.limitXSwitchDown == 1) || (sensorsInfo.limitXSwitchUp == 1)) {
- 8002b6a: 4b29 ldr r3, [pc, #164] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b6c: f893 3029 ldrb.w r3, [r3, #41] @ 0x29
- 8002b70: 2b01 cmp r3, #1
- 8002b72: d004 beq.n 8002b7e <LimiterSwitchTask+0x14a>
- 8002b74: 4b26 ldr r3, [pc, #152] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b76: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8002b7a: 2b01 cmp r3, #1
- 8002b7c: d118 bne.n 8002bb0 <LimiterSwitchTask+0x17c>
- sensorsInfo.motorXStatus = motorControl (&htim3, &motorXYTimerConfigOC, TIM_CHANNEL_1, TIM_CHANNEL_2, motorXTimerHandle, 0, 0, sensorsInfo.limitXSwitchUp, sensorsInfo.limitXSwitchDown);
- 8002b7e: 4b25 ldr r3, [pc, #148] @ (8002c14 <LimiterSwitchTask+0x1e0>)
- 8002b80: 681b ldr r3, [r3, #0]
- 8002b82: 4a23 ldr r2, [pc, #140] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b84: f892 2028 ldrb.w r2, [r2, #40] @ 0x28
- 8002b88: 4921 ldr r1, [pc, #132] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002b8a: f891 1029 ldrb.w r1, [r1, #41] @ 0x29
- 8002b8e: 9104 str r1, [sp, #16]
- 8002b90: 9203 str r2, [sp, #12]
- 8002b92: 2200 movs r2, #0
- 8002b94: 9202 str r2, [sp, #8]
- 8002b96: 2200 movs r2, #0
- 8002b98: 9201 str r2, [sp, #4]
- 8002b9a: 9300 str r3, [sp, #0]
- 8002b9c: 2304 movs r3, #4
- 8002b9e: 2200 movs r2, #0
- 8002ba0: 491d ldr r1, [pc, #116] @ (8002c18 <LimiterSwitchTask+0x1e4>)
- 8002ba2: 481e ldr r0, [pc, #120] @ (8002c1c <LimiterSwitchTask+0x1e8>)
- 8002ba4: f000 f92a bl 8002dfc <motorControl>
- 8002ba8: 4603 mov r3, r0
- 8002baa: 461a mov r2, r3
- 8002bac: 4b18 ldr r3, [pc, #96] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002bae: 751a strb r2, [r3, #20]
- }
- if ((sensorsInfo.limitYSwitchDown == 1) || (sensorsInfo.limitYSwitchUp == 1)) {
- 8002bb0: 4b17 ldr r3, [pc, #92] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002bb2: f893 302c ldrb.w r3, [r3, #44] @ 0x2c
- 8002bb6: 2b01 cmp r3, #1
- 8002bb8: d004 beq.n 8002bc4 <LimiterSwitchTask+0x190>
- 8002bba: 4b15 ldr r3, [pc, #84] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002bbc: f893 302b ldrb.w r3, [r3, #43] @ 0x2b
- 8002bc0: 2b01 cmp r3, #1
- 8002bc2: d118 bne.n 8002bf6 <LimiterSwitchTask+0x1c2>
- sensorsInfo.motorYStatus = motorControl (&htim3, &motorXYTimerConfigOC, TIM_CHANNEL_3, TIM_CHANNEL_4, motorYTimerHandle, 0, 0, sensorsInfo.limitYSwitchUp, sensorsInfo.limitYSwitchDown);
- 8002bc4: 4b16 ldr r3, [pc, #88] @ (8002c20 <LimiterSwitchTask+0x1ec>)
- 8002bc6: 681b ldr r3, [r3, #0]
- 8002bc8: 4a11 ldr r2, [pc, #68] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002bca: f892 202b ldrb.w r2, [r2, #43] @ 0x2b
- 8002bce: 4910 ldr r1, [pc, #64] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002bd0: f891 102c ldrb.w r1, [r1, #44] @ 0x2c
- 8002bd4: 9104 str r1, [sp, #16]
- 8002bd6: 9203 str r2, [sp, #12]
- 8002bd8: 2200 movs r2, #0
- 8002bda: 9202 str r2, [sp, #8]
- 8002bdc: 2200 movs r2, #0
- 8002bde: 9201 str r2, [sp, #4]
- 8002be0: 9300 str r3, [sp, #0]
- 8002be2: 230c movs r3, #12
- 8002be4: 2208 movs r2, #8
- 8002be6: 490c ldr r1, [pc, #48] @ (8002c18 <LimiterSwitchTask+0x1e4>)
- 8002be8: 480c ldr r0, [pc, #48] @ (8002c1c <LimiterSwitchTask+0x1e8>)
- 8002bea: f000 f907 bl 8002dfc <motorControl>
- 8002bee: 4603 mov r3, r0
- 8002bf0: 461a mov r2, r3
- 8002bf2: 4b07 ldr r3, [pc, #28] @ (8002c10 <LimiterSwitchTask+0x1dc>)
- 8002bf4: 755a strb r2, [r3, #21]
- }
- osMutexRelease (sensorsInfoMutex);
- 8002bf6: 4b05 ldr r3, [pc, #20] @ (8002c0c <LimiterSwitchTask+0x1d8>)
- 8002bf8: 681b ldr r3, [r3, #0]
- 8002bfa: 4618 mov r0, r3
- 8002bfc: f010 ffb6 bl 8013b6c <osMutexRelease>
- osMessageQueueGet (limiterSwitchDataQueue, &limiterSwitchData, 0, osWaitForever);
- 8002c00: e73d b.n 8002a7e <LimiterSwitchTask+0x4a>
- 8002c02: bf00 nop
- 8002c04: 58020c00 .word 0x58020c00
- 8002c08: 240007d4 .word 0x240007d4
- 8002c0c: 240007e8 .word 0x240007e8
- 8002c10: 2400082c .word 0x2400082c
- 8002c14: 24000708 .word 0x24000708
- 8002c18: 24000784 .word 0x24000784
- 8002c1c: 240004e4 .word 0x240004e4
- 8002c20: 24000738 .word 0x24000738
- 08002c24 <EncoderTask>:
- }
- }
- }
- void EncoderTask (void* arg) {
- 8002c24: b580 push {r7, lr}
- 8002c26: b084 sub sp, #16
- 8002c28: af00 add r7, sp, #0
- 8002c2a: 6078 str r0, [r7, #4]
- EncoderData encoderData = { 0 };
- 8002c2c: 2300 movs r3, #0
- 8002c2e: 813b strh r3, [r7, #8]
- osMessageQueueId_t encoderQueue = (osMessageQueueId_t)arg;
- 8002c30: 687b ldr r3, [r7, #4]
- 8002c32: 60fb str r3, [r7, #12]
- while (pdTRUE) {
- osMessageQueueGet (encoderQueue, &encoderData, 0, osWaitForever);
- 8002c34: f107 0108 add.w r1, r7, #8
- 8002c38: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8002c3c: 2200 movs r2, #0
- 8002c3e: 68f8 ldr r0, [r7, #12]
- 8002c40: f011 f8a4 bl 8013d8c <osMessageQueueGet>
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 8002c44: 4b24 ldr r3, [pc, #144] @ (8002cd8 <EncoderTask+0xb4>)
- 8002c46: 681b ldr r3, [r3, #0]
- 8002c48: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8002c4c: 4618 mov r0, r3
- 8002c4e: f010 ff42 bl 8013ad6 <osMutexAcquire>
- 8002c52: 4603 mov r3, r0
- 8002c54: 2b00 cmp r3, #0
- 8002c56: d1ed bne.n 8002c34 <EncoderTask+0x10>
- if (encoderData.axe == encoderAxeX) {
- 8002c58: 7a3b ldrb r3, [r7, #8]
- 8002c5a: 2b00 cmp r3, #0
- 8002c5c: d11b bne.n 8002c96 <EncoderTask+0x72>
- if (encoderData.direction == encoderCW) {
- 8002c5e: 7a7b ldrb r3, [r7, #9]
- 8002c60: 2b00 cmp r3, #0
- 8002c62: d10a bne.n 8002c7a <EncoderTask+0x56>
- sensorsInfo.pvEncoderX += 360.0 / ENCODER_X_IMP_PER_TURN;
- 8002c64: 4b1d ldr r3, [pc, #116] @ (8002cdc <EncoderTask+0xb8>)
- 8002c66: edd3 7a03 vldr s15, [r3, #12]
- 8002c6a: eeb3 7a02 vmov.f32 s14, #50 @ 0x41900000 18.0
- 8002c6e: ee77 7a87 vadd.f32 s15, s15, s14
- 8002c72: 4b1a ldr r3, [pc, #104] @ (8002cdc <EncoderTask+0xb8>)
- 8002c74: edc3 7a03 vstr s15, [r3, #12]
- 8002c78: e009 b.n 8002c8e <EncoderTask+0x6a>
- } else {
- sensorsInfo.pvEncoderX -= 360.0 / ENCODER_X_IMP_PER_TURN;
- 8002c7a: 4b18 ldr r3, [pc, #96] @ (8002cdc <EncoderTask+0xb8>)
- 8002c7c: edd3 7a03 vldr s15, [r3, #12]
- 8002c80: eeb3 7a02 vmov.f32 s14, #50 @ 0x41900000 18.0
- 8002c84: ee77 7ac7 vsub.f32 s15, s15, s14
- 8002c88: 4b14 ldr r3, [pc, #80] @ (8002cdc <EncoderTask+0xb8>)
- 8002c8a: edc3 7a03 vstr s15, [r3, #12]
- }
- DbgLEDToggle(DBG_LED2);
- 8002c8e: 2020 movs r0, #32
- 8002c90: f000 f84a bl 8002d28 <DbgLEDToggle>
- 8002c94: e01a b.n 8002ccc <EncoderTask+0xa8>
- } else {
- if (encoderData.direction == encoderCW) {
- 8002c96: 7a7b ldrb r3, [r7, #9]
- 8002c98: 2b00 cmp r3, #0
- 8002c9a: d10a bne.n 8002cb2 <EncoderTask+0x8e>
- sensorsInfo.pvEncoderY += 360.0 / ENCODER_Y_IMP_PER_TURN;
- 8002c9c: 4b0f ldr r3, [pc, #60] @ (8002cdc <EncoderTask+0xb8>)
- 8002c9e: edd3 7a04 vldr s15, [r3, #16]
- 8002ca2: eeb3 7a02 vmov.f32 s14, #50 @ 0x41900000 18.0
- 8002ca6: ee77 7a87 vadd.f32 s15, s15, s14
- 8002caa: 4b0c ldr r3, [pc, #48] @ (8002cdc <EncoderTask+0xb8>)
- 8002cac: edc3 7a04 vstr s15, [r3, #16]
- 8002cb0: e009 b.n 8002cc6 <EncoderTask+0xa2>
- } else {
- sensorsInfo.pvEncoderY -= 360.0 / ENCODER_Y_IMP_PER_TURN;
- 8002cb2: 4b0a ldr r3, [pc, #40] @ (8002cdc <EncoderTask+0xb8>)
- 8002cb4: edd3 7a04 vldr s15, [r3, #16]
- 8002cb8: eeb3 7a02 vmov.f32 s14, #50 @ 0x41900000 18.0
- 8002cbc: ee77 7ac7 vsub.f32 s15, s15, s14
- 8002cc0: 4b06 ldr r3, [pc, #24] @ (8002cdc <EncoderTask+0xb8>)
- 8002cc2: edc3 7a04 vstr s15, [r3, #16]
- }
- DbgLEDToggle(DBG_LED3);
- 8002cc6: 2040 movs r0, #64 @ 0x40
- 8002cc8: f000 f82e bl 8002d28 <DbgLEDToggle>
- }
- osMutexRelease (sensorsInfoMutex);
- 8002ccc: 4b02 ldr r3, [pc, #8] @ (8002cd8 <EncoderTask+0xb4>)
- 8002cce: 681b ldr r3, [r3, #0]
- 8002cd0: 4618 mov r0, r3
- 8002cd2: f010 ff4b bl 8013b6c <osMutexRelease>
- osMessageQueueGet (encoderQueue, &encoderData, 0, osWaitForever);
- 8002cd6: e7ad b.n 8002c34 <EncoderTask+0x10>
- 8002cd8: 240007e8 .word 0x240007e8
- 8002cdc: 2400082c .word 0x2400082c
- 08002ce0 <DbgLEDOn>:
- #include <stdlib.h>
- #include "peripherial.h"
- void DbgLEDOn (uint8_t ledNumber) {
- 8002ce0: b580 push {r7, lr}
- 8002ce2: b082 sub sp, #8
- 8002ce4: af00 add r7, sp, #0
- 8002ce6: 4603 mov r3, r0
- 8002ce8: 71fb strb r3, [r7, #7]
- HAL_GPIO_WritePin (GPIOD, ledNumber, GPIO_PIN_SET);
- 8002cea: 79fb ldrb r3, [r7, #7]
- 8002cec: b29b uxth r3, r3
- 8002cee: 2201 movs r2, #1
- 8002cf0: 4619 mov r1, r3
- 8002cf2: 4803 ldr r0, [pc, #12] @ (8002d00 <DbgLEDOn+0x20>)
- 8002cf4: f007 ff12 bl 800ab1c <HAL_GPIO_WritePin>
- }
- 8002cf8: bf00 nop
- 8002cfa: 3708 adds r7, #8
- 8002cfc: 46bd mov sp, r7
- 8002cfe: bd80 pop {r7, pc}
- 8002d00: 58020c00 .word 0x58020c00
- 08002d04 <DbgLEDOff>:
- void DbgLEDOff (uint8_t ledNumber) {
- 8002d04: b580 push {r7, lr}
- 8002d06: b082 sub sp, #8
- 8002d08: af00 add r7, sp, #0
- 8002d0a: 4603 mov r3, r0
- 8002d0c: 71fb strb r3, [r7, #7]
- HAL_GPIO_WritePin (GPIOD, ledNumber, GPIO_PIN_RESET);
- 8002d0e: 79fb ldrb r3, [r7, #7]
- 8002d10: b29b uxth r3, r3
- 8002d12: 2200 movs r2, #0
- 8002d14: 4619 mov r1, r3
- 8002d16: 4803 ldr r0, [pc, #12] @ (8002d24 <DbgLEDOff+0x20>)
- 8002d18: f007 ff00 bl 800ab1c <HAL_GPIO_WritePin>
- }
- 8002d1c: bf00 nop
- 8002d1e: 3708 adds r7, #8
- 8002d20: 46bd mov sp, r7
- 8002d22: bd80 pop {r7, pc}
- 8002d24: 58020c00 .word 0x58020c00
- 08002d28 <DbgLEDToggle>:
- void DbgLEDToggle (uint8_t ledNumber) {
- 8002d28: b580 push {r7, lr}
- 8002d2a: b082 sub sp, #8
- 8002d2c: af00 add r7, sp, #0
- 8002d2e: 4603 mov r3, r0
- 8002d30: 71fb strb r3, [r7, #7]
- HAL_GPIO_TogglePin (GPIOD, ledNumber);
- 8002d32: 79fb ldrb r3, [r7, #7]
- 8002d34: b29b uxth r3, r3
- 8002d36: 4619 mov r1, r3
- 8002d38: 4803 ldr r0, [pc, #12] @ (8002d48 <DbgLEDToggle+0x20>)
- 8002d3a: f007 ff08 bl 800ab4e <HAL_GPIO_TogglePin>
- }
- 8002d3e: bf00 nop
- 8002d40: 3708 adds r7, #8
- 8002d42: 46bd mov sp, r7
- 8002d44: bd80 pop {r7, pc}
- 8002d46: bf00 nop
- 8002d48: 58020c00 .word 0x58020c00
- 08002d4c <EnableCurrentSensors>:
- void EnableCurrentSensors (void) {
- 8002d4c: b580 push {r7, lr}
- 8002d4e: af00 add r7, sp, #0
- HAL_GPIO_WritePin (GPIOE, MCU_CS_PWR_EN, GPIO_PIN_SET);
- 8002d50: 2201 movs r2, #1
- 8002d52: f44f 4100 mov.w r1, #32768 @ 0x8000
- 8002d56: 4802 ldr r0, [pc, #8] @ (8002d60 <EnableCurrentSensors+0x14>)
- 8002d58: f007 fee0 bl 800ab1c <HAL_GPIO_WritePin>
- }
- 8002d5c: bf00 nop
- 8002d5e: bd80 pop {r7, pc}
- 8002d60: 58021000 .word 0x58021000
- 08002d64 <SelectCurrentSensorGain>:
- void DisableCurrentSensors (void) {
- HAL_GPIO_WritePin (GPIOE, MCU_CS_PWR_EN, GPIO_PIN_RESET);
- }
- void SelectCurrentSensorGain (CurrentSensor sensor, CurrentSensorGain gain) {
- 8002d64: b580 push {r7, lr}
- 8002d66: b084 sub sp, #16
- 8002d68: af00 add r7, sp, #0
- 8002d6a: 4603 mov r3, r0
- 8002d6c: 460a mov r2, r1
- 8002d6e: 71fb strb r3, [r7, #7]
- 8002d70: 4613 mov r3, r2
- 8002d72: 71bb strb r3, [r7, #6]
- uint8_t gpioOffset = 0;
- 8002d74: 2300 movs r3, #0
- 8002d76: 73fb strb r3, [r7, #15]
- switch (sensor) {
- 8002d78: 79fb ldrb r3, [r7, #7]
- 8002d7a: 2b02 cmp r3, #2
- 8002d7c: d00c beq.n 8002d98 <SelectCurrentSensorGain+0x34>
- 8002d7e: 2b02 cmp r3, #2
- 8002d80: dc0d bgt.n 8002d9e <SelectCurrentSensorGain+0x3a>
- 8002d82: 2b00 cmp r3, #0
- 8002d84: d002 beq.n 8002d8c <SelectCurrentSensorGain+0x28>
- 8002d86: 2b01 cmp r3, #1
- 8002d88: d003 beq.n 8002d92 <SelectCurrentSensorGain+0x2e>
- case CurrentSensorL1: gpioOffset = CURRENT_SENSOR_L1_GPIO_OFFSET; break;
- case CurrentSensorL2: gpioOffset = CURRENT_SENSOR_L2_GPIO_OFFSET; break;
- case CurrentSensorL3: gpioOffset = CURRENT_SENSOR_L3_GPIO_OFFSET; break;
- default: break;
- 8002d8a: e008 b.n 8002d9e <SelectCurrentSensorGain+0x3a>
- case CurrentSensorL1: gpioOffset = CURRENT_SENSOR_L1_GPIO_OFFSET; break;
- 8002d8c: 2307 movs r3, #7
- 8002d8e: 73fb strb r3, [r7, #15]
- 8002d90: e006 b.n 8002da0 <SelectCurrentSensorGain+0x3c>
- case CurrentSensorL2: gpioOffset = CURRENT_SENSOR_L2_GPIO_OFFSET; break;
- 8002d92: 2309 movs r3, #9
- 8002d94: 73fb strb r3, [r7, #15]
- 8002d96: e003 b.n 8002da0 <SelectCurrentSensorGain+0x3c>
- case CurrentSensorL3: gpioOffset = CURRENT_SENSOR_L3_GPIO_OFFSET; break;
- 8002d98: 230d movs r3, #13
- 8002d9a: 73fb strb r3, [r7, #15]
- 8002d9c: e000 b.n 8002da0 <SelectCurrentSensorGain+0x3c>
- default: break;
- 8002d9e: bf00 nop
- }
- if (gpioOffset > 0) {
- 8002da0: 7bfb ldrb r3, [r7, #15]
- 8002da2: 2b00 cmp r3, #0
- 8002da4: d023 beq.n 8002dee <SelectCurrentSensorGain+0x8a>
- uint16_t gain0Gpio = 1 << gpioOffset;
- 8002da6: 7bfb ldrb r3, [r7, #15]
- 8002da8: 2201 movs r2, #1
- 8002daa: fa02 f303 lsl.w r3, r2, r3
- 8002dae: 81bb strh r3, [r7, #12]
- uint16_t gain1Gpio = 1 << (gpioOffset + 1);
- 8002db0: 7bfb ldrb r3, [r7, #15]
- 8002db2: 3301 adds r3, #1
- 8002db4: 2201 movs r2, #1
- 8002db6: fa02 f303 lsl.w r3, r2, r3
- 8002dba: 817b strh r3, [r7, #10]
- uint16_t gpioState = ((uint16_t)gain) & 0x0001;
- 8002dbc: 79bb ldrb r3, [r7, #6]
- 8002dbe: b29b uxth r3, r3
- 8002dc0: f003 0301 and.w r3, r3, #1
- 8002dc4: 813b strh r3, [r7, #8]
- HAL_GPIO_WritePin (GPIOE, gain0Gpio, gpioState);
- 8002dc6: 893b ldrh r3, [r7, #8]
- 8002dc8: b2da uxtb r2, r3
- 8002dca: 89bb ldrh r3, [r7, #12]
- 8002dcc: 4619 mov r1, r3
- 8002dce: 480a ldr r0, [pc, #40] @ (8002df8 <SelectCurrentSensorGain+0x94>)
- 8002dd0: f007 fea4 bl 800ab1c <HAL_GPIO_WritePin>
- gpioState = (((uint16_t)gain) >> 1) & 0x0001;
- 8002dd4: 79bb ldrb r3, [r7, #6]
- 8002dd6: 085b lsrs r3, r3, #1
- 8002dd8: b2db uxtb r3, r3
- 8002dda: f003 0301 and.w r3, r3, #1
- 8002dde: 813b strh r3, [r7, #8]
- HAL_GPIO_WritePin (GPIOE, gain1Gpio, gpioState);
- 8002de0: 893b ldrh r3, [r7, #8]
- 8002de2: b2da uxtb r2, r3
- 8002de4: 897b ldrh r3, [r7, #10]
- 8002de6: 4619 mov r1, r3
- 8002de8: 4803 ldr r0, [pc, #12] @ (8002df8 <SelectCurrentSensorGain+0x94>)
- 8002dea: f007 fe97 bl 800ab1c <HAL_GPIO_WritePin>
- }
- }
- 8002dee: bf00 nop
- 8002df0: 3710 adds r7, #16
- 8002df2: 46bd mov sp, r7
- 8002df4: bd80 pop {r7, pc}
- 8002df6: bf00 nop
- 8002df8: 58021000 .word 0x58021000
- 08002dfc <motorControl>:
- uint8_t
- motorControl (TIM_HandleTypeDef* htim, TIM_OC_InitTypeDef* motorTimerConfigOC, uint8_t channel1, uint8_t channel2, osTimerId_t motorTimerHandle, int32_t motorPWMPulse, int32_t motorTimerPeriod, uint8_t switchLimiterUpStat, uint8_t switchLimiterDownStat) {
- 8002dfc: b580 push {r7, lr}
- 8002dfe: b088 sub sp, #32
- 8002e00: af02 add r7, sp, #8
- 8002e02: 60f8 str r0, [r7, #12]
- 8002e04: 60b9 str r1, [r7, #8]
- 8002e06: 4611 mov r1, r2
- 8002e08: 461a mov r2, r3
- 8002e0a: 460b mov r3, r1
- 8002e0c: 71fb strb r3, [r7, #7]
- 8002e0e: 4613 mov r3, r2
- 8002e10: 71bb strb r3, [r7, #6]
- uint32_t motorStatus = 0;
- 8002e12: 2300 movs r3, #0
- 8002e14: 617b str r3, [r7, #20]
- MotorDriverState setMotorYState = HiZ;
- 8002e16: 2300 movs r3, #0
- 8002e18: 74fb strb r3, [r7, #19]
- HAL_TIM_PWM_Stop (htim, channel1);
- 8002e1a: 79fb ldrb r3, [r7, #7]
- 8002e1c: 4619 mov r1, r3
- 8002e1e: 68f8 ldr r0, [r7, #12]
- 8002e20: f00c f826 bl 800ee70 <HAL_TIM_PWM_Stop>
- HAL_TIM_PWM_Stop (htim, channel2);
- 8002e24: 79bb ldrb r3, [r7, #6]
- 8002e26: 4619 mov r1, r3
- 8002e28: 68f8 ldr r0, [r7, #12]
- 8002e2a: f00c f821 bl 800ee70 <HAL_TIM_PWM_Stop>
- if (motorTimerPeriod > 0) {
- 8002e2e: 6abb ldr r3, [r7, #40] @ 0x28
- 8002e30: 2b00 cmp r3, #0
- 8002e32: f340 808c ble.w 8002f4e <motorControl+0x152>
- if (motorPWMPulse > 0) {
- 8002e36: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002e38: 2b00 cmp r3, #0
- 8002e3a: dd2c ble.n 8002e96 <motorControl+0x9a>
- // Forward
- if (switchLimiterUpStat == 0) {
- 8002e3c: f897 302c ldrb.w r3, [r7, #44] @ 0x2c
- 8002e40: 2b00 cmp r3, #0
- 8002e42: d11d bne.n 8002e80 <motorControl+0x84>
- setMotorYState = Forward;
- 8002e44: 2301 movs r3, #1
- 8002e46: 74fb strb r3, [r7, #19]
- motorAction (htim, motorTimerConfigOC, channel1, channel2, setMotorYState, abs (motorPWMPulse) * 10);
- 8002e48: 79f9 ldrb r1, [r7, #7]
- 8002e4a: 79b8 ldrb r0, [r7, #6]
- 8002e4c: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002e4e: ea83 72e3 eor.w r2, r3, r3, asr #31
- 8002e52: eba2 72e3 sub.w r2, r2, r3, asr #31
- 8002e56: 4613 mov r3, r2
- 8002e58: 009b lsls r3, r3, #2
- 8002e5a: 4413 add r3, r2
- 8002e5c: 005b lsls r3, r3, #1
- 8002e5e: 9301 str r3, [sp, #4]
- 8002e60: 7cfb ldrb r3, [r7, #19]
- 8002e62: 9300 str r3, [sp, #0]
- 8002e64: 4603 mov r3, r0
- 8002e66: 460a mov r2, r1
- 8002e68: 68b9 ldr r1, [r7, #8]
- 8002e6a: 68f8 ldr r0, [r7, #12]
- 8002e6c: f000 f8ff bl 800306e <motorAction>
- HAL_TIM_PWM_Start (htim, channel1);
- 8002e70: 79fb ldrb r3, [r7, #7]
- 8002e72: 4619 mov r1, r3
- 8002e74: 68f8 ldr r0, [r7, #12]
- 8002e76: f00b feed bl 800ec54 <HAL_TIM_PWM_Start>
- motorStatus = 1;
- 8002e7a: 2301 movs r3, #1
- 8002e7c: 617b str r3, [r7, #20]
- 8002e7e: e004 b.n 8002e8a <motorControl+0x8e>
- } else {
- HAL_TIM_PWM_Stop (htim, channel1);
- 8002e80: 79fb ldrb r3, [r7, #7]
- 8002e82: 4619 mov r1, r3
- 8002e84: 68f8 ldr r0, [r7, #12]
- 8002e86: f00b fff3 bl 800ee70 <HAL_TIM_PWM_Stop>
- }
- HAL_TIM_PWM_Stop (htim, channel2);
- 8002e8a: 79bb ldrb r3, [r7, #6]
- 8002e8c: 4619 mov r1, r3
- 8002e8e: 68f8 ldr r0, [r7, #12]
- 8002e90: f00b ffee bl 800ee70 <HAL_TIM_PWM_Stop>
- 8002e94: e051 b.n 8002f3a <motorControl+0x13e>
- } else if (motorPWMPulse < 0) {
- 8002e96: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002e98: 2b00 cmp r3, #0
- 8002e9a: da2c bge.n 8002ef6 <motorControl+0xfa>
- // Reverse
- if (switchLimiterDownStat == 0) {
- 8002e9c: f897 3030 ldrb.w r3, [r7, #48] @ 0x30
- 8002ea0: 2b00 cmp r3, #0
- 8002ea2: d11d bne.n 8002ee0 <motorControl+0xe4>
- setMotorYState = Reverse;
- 8002ea4: 2302 movs r3, #2
- 8002ea6: 74fb strb r3, [r7, #19]
- motorAction (htim, motorTimerConfigOC, channel1, channel2, setMotorYState, abs (motorPWMPulse) * 10);
- 8002ea8: 79f9 ldrb r1, [r7, #7]
- 8002eaa: 79b8 ldrb r0, [r7, #6]
- 8002eac: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002eae: ea83 72e3 eor.w r2, r3, r3, asr #31
- 8002eb2: eba2 72e3 sub.w r2, r2, r3, asr #31
- 8002eb6: 4613 mov r3, r2
- 8002eb8: 009b lsls r3, r3, #2
- 8002eba: 4413 add r3, r2
- 8002ebc: 005b lsls r3, r3, #1
- 8002ebe: 9301 str r3, [sp, #4]
- 8002ec0: 7cfb ldrb r3, [r7, #19]
- 8002ec2: 9300 str r3, [sp, #0]
- 8002ec4: 4603 mov r3, r0
- 8002ec6: 460a mov r2, r1
- 8002ec8: 68b9 ldr r1, [r7, #8]
- 8002eca: 68f8 ldr r0, [r7, #12]
- 8002ecc: f000 f8cf bl 800306e <motorAction>
- HAL_TIM_PWM_Start (htim, channel2);
- 8002ed0: 79bb ldrb r3, [r7, #6]
- 8002ed2: 4619 mov r1, r3
- 8002ed4: 68f8 ldr r0, [r7, #12]
- 8002ed6: f00b febd bl 800ec54 <HAL_TIM_PWM_Start>
- motorStatus = 1;
- 8002eda: 2301 movs r3, #1
- 8002edc: 617b str r3, [r7, #20]
- 8002ede: e004 b.n 8002eea <motorControl+0xee>
- } else {
- HAL_TIM_PWM_Stop (htim, channel2);
- 8002ee0: 79bb ldrb r3, [r7, #6]
- 8002ee2: 4619 mov r1, r3
- 8002ee4: 68f8 ldr r0, [r7, #12]
- 8002ee6: f00b ffc3 bl 800ee70 <HAL_TIM_PWM_Stop>
- }
- HAL_TIM_PWM_Stop (htim, channel1);
- 8002eea: 79fb ldrb r3, [r7, #7]
- 8002eec: 4619 mov r1, r3
- 8002eee: 68f8 ldr r0, [r7, #12]
- 8002ef0: f00b ffbe bl 800ee70 <HAL_TIM_PWM_Stop>
- 8002ef4: e021 b.n 8002f3a <motorControl+0x13e>
- } else {
- // Brake
- setMotorYState = Brake;
- 8002ef6: 2303 movs r3, #3
- 8002ef8: 74fb strb r3, [r7, #19]
- motorAction (htim, motorTimerConfigOC, channel1, channel2, setMotorYState, abs (motorPWMPulse) * 10);
- 8002efa: 79f9 ldrb r1, [r7, #7]
- 8002efc: 79b8 ldrb r0, [r7, #6]
- 8002efe: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002f00: ea83 72e3 eor.w r2, r3, r3, asr #31
- 8002f04: eba2 72e3 sub.w r2, r2, r3, asr #31
- 8002f08: 4613 mov r3, r2
- 8002f0a: 009b lsls r3, r3, #2
- 8002f0c: 4413 add r3, r2
- 8002f0e: 005b lsls r3, r3, #1
- 8002f10: 9301 str r3, [sp, #4]
- 8002f12: 7cfb ldrb r3, [r7, #19]
- 8002f14: 9300 str r3, [sp, #0]
- 8002f16: 4603 mov r3, r0
- 8002f18: 460a mov r2, r1
- 8002f1a: 68b9 ldr r1, [r7, #8]
- 8002f1c: 68f8 ldr r0, [r7, #12]
- 8002f1e: f000 f8a6 bl 800306e <motorAction>
- HAL_TIM_PWM_Start (htim, channel1);
- 8002f22: 79fb ldrb r3, [r7, #7]
- 8002f24: 4619 mov r1, r3
- 8002f26: 68f8 ldr r0, [r7, #12]
- 8002f28: f00b fe94 bl 800ec54 <HAL_TIM_PWM_Start>
- HAL_TIM_PWM_Start (htim, channel2);
- 8002f2c: 79bb ldrb r3, [r7, #6]
- 8002f2e: 4619 mov r1, r3
- 8002f30: 68f8 ldr r0, [r7, #12]
- 8002f32: f00b fe8f bl 800ec54 <HAL_TIM_PWM_Start>
- motorStatus = 0;
- 8002f36: 2300 movs r3, #0
- 8002f38: 617b str r3, [r7, #20]
- }
- osTimerStart (motorTimerHandle, motorTimerPeriod * 1000);
- 8002f3a: 6abb ldr r3, [r7, #40] @ 0x28
- 8002f3c: f44f 727a mov.w r2, #1000 @ 0x3e8
- 8002f40: fb02 f303 mul.w r3, r2, r3
- 8002f44: 4619 mov r1, r3
- 8002f46: 6a38 ldr r0, [r7, #32]
- 8002f48: f010 fcda bl 8013900 <osTimerStart>
- 8002f4c: e089 b.n 8003062 <motorControl+0x266>
- } else if ((motorTimerPeriod == 0) && (motorPWMPulse == 0)) {
- 8002f4e: 6abb ldr r3, [r7, #40] @ 0x28
- 8002f50: 2b00 cmp r3, #0
- 8002f52: d126 bne.n 8002fa2 <motorControl+0x1a6>
- 8002f54: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002f56: 2b00 cmp r3, #0
- 8002f58: d123 bne.n 8002fa2 <motorControl+0x1a6>
- motorAction (htim, motorTimerConfigOC, channel1, channel2, HiZ, abs (motorPWMPulse) * 10);
- 8002f5a: 79f9 ldrb r1, [r7, #7]
- 8002f5c: 79b8 ldrb r0, [r7, #6]
- 8002f5e: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002f60: ea83 72e3 eor.w r2, r3, r3, asr #31
- 8002f64: eba2 72e3 sub.w r2, r2, r3, asr #31
- 8002f68: 4613 mov r3, r2
- 8002f6a: 009b lsls r3, r3, #2
- 8002f6c: 4413 add r3, r2
- 8002f6e: 005b lsls r3, r3, #1
- 8002f70: 9301 str r3, [sp, #4]
- 8002f72: 2300 movs r3, #0
- 8002f74: 9300 str r3, [sp, #0]
- 8002f76: 4603 mov r3, r0
- 8002f78: 460a mov r2, r1
- 8002f7a: 68b9 ldr r1, [r7, #8]
- 8002f7c: 68f8 ldr r0, [r7, #12]
- 8002f7e: f000 f876 bl 800306e <motorAction>
- HAL_TIM_PWM_Stop (htim, channel1);
- 8002f82: 79fb ldrb r3, [r7, #7]
- 8002f84: 4619 mov r1, r3
- 8002f86: 68f8 ldr r0, [r7, #12]
- 8002f88: f00b ff72 bl 800ee70 <HAL_TIM_PWM_Stop>
- HAL_TIM_PWM_Stop (htim, channel2);
- 8002f8c: 79bb ldrb r3, [r7, #6]
- 8002f8e: 4619 mov r1, r3
- 8002f90: 68f8 ldr r0, [r7, #12]
- 8002f92: f00b ff6d bl 800ee70 <HAL_TIM_PWM_Stop>
- osTimerStop (motorTimerHandle);
- 8002f96: 6a38 ldr r0, [r7, #32]
- 8002f98: f010 fce0 bl 801395c <osTimerStop>
- motorStatus = 0;
- 8002f9c: 2300 movs r3, #0
- 8002f9e: 617b str r3, [r7, #20]
- 8002fa0: e05f b.n 8003062 <motorControl+0x266>
- } else if (motorTimerPeriod == -1) {
- 8002fa2: 6abb ldr r3, [r7, #40] @ 0x28
- 8002fa4: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8002fa8: d15b bne.n 8003062 <motorControl+0x266>
- if (motorPWMPulse > 0) {
- 8002faa: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002fac: 2b00 cmp r3, #0
- 8002fae: dd2c ble.n 800300a <motorControl+0x20e>
- // Forward
- if (switchLimiterUpStat == 0) {
- 8002fb0: f897 302c ldrb.w r3, [r7, #44] @ 0x2c
- 8002fb4: 2b00 cmp r3, #0
- 8002fb6: d11d bne.n 8002ff4 <motorControl+0x1f8>
- setMotorYState = Forward;
- 8002fb8: 2301 movs r3, #1
- 8002fba: 74fb strb r3, [r7, #19]
- motorAction (htim, motorTimerConfigOC, channel1, channel2, setMotorYState, abs (motorPWMPulse) * 10);
- 8002fbc: 79f9 ldrb r1, [r7, #7]
- 8002fbe: 79b8 ldrb r0, [r7, #6]
- 8002fc0: 6a7b ldr r3, [r7, #36] @ 0x24
- 8002fc2: ea83 72e3 eor.w r2, r3, r3, asr #31
- 8002fc6: eba2 72e3 sub.w r2, r2, r3, asr #31
- 8002fca: 4613 mov r3, r2
- 8002fcc: 009b lsls r3, r3, #2
- 8002fce: 4413 add r3, r2
- 8002fd0: 005b lsls r3, r3, #1
- 8002fd2: 9301 str r3, [sp, #4]
- 8002fd4: 7cfb ldrb r3, [r7, #19]
- 8002fd6: 9300 str r3, [sp, #0]
- 8002fd8: 4603 mov r3, r0
- 8002fda: 460a mov r2, r1
- 8002fdc: 68b9 ldr r1, [r7, #8]
- 8002fde: 68f8 ldr r0, [r7, #12]
- 8002fe0: f000 f845 bl 800306e <motorAction>
- HAL_TIM_PWM_Start (htim, channel1);
- 8002fe4: 79fb ldrb r3, [r7, #7]
- 8002fe6: 4619 mov r1, r3
- 8002fe8: 68f8 ldr r0, [r7, #12]
- 8002fea: f00b fe33 bl 800ec54 <HAL_TIM_PWM_Start>
- motorStatus = 1;
- 8002fee: 2301 movs r3, #1
- 8002ff0: 617b str r3, [r7, #20]
- 8002ff2: e004 b.n 8002ffe <motorControl+0x202>
- } else {
- HAL_TIM_PWM_Stop (htim, channel1);
- 8002ff4: 79fb ldrb r3, [r7, #7]
- 8002ff6: 4619 mov r1, r3
- 8002ff8: 68f8 ldr r0, [r7, #12]
- 8002ffa: f00b ff39 bl 800ee70 <HAL_TIM_PWM_Stop>
- }
- HAL_TIM_PWM_Stop (htim, channel2);
- 8002ffe: 79bb ldrb r3, [r7, #6]
- 8003000: 4619 mov r1, r3
- 8003002: 68f8 ldr r0, [r7, #12]
- 8003004: f00b ff34 bl 800ee70 <HAL_TIM_PWM_Stop>
- 8003008: e02b b.n 8003062 <motorControl+0x266>
- } else {
- // Reverse
- if (switchLimiterDownStat == 0) {
- 800300a: f897 3030 ldrb.w r3, [r7, #48] @ 0x30
- 800300e: 2b00 cmp r3, #0
- 8003010: d11d bne.n 800304e <motorControl+0x252>
- setMotorYState = Reverse;
- 8003012: 2302 movs r3, #2
- 8003014: 74fb strb r3, [r7, #19]
- motorAction (htim, motorTimerConfigOC, channel1, channel2, setMotorYState, abs (motorPWMPulse) * 10);
- 8003016: 79f9 ldrb r1, [r7, #7]
- 8003018: 79b8 ldrb r0, [r7, #6]
- 800301a: 6a7b ldr r3, [r7, #36] @ 0x24
- 800301c: ea83 72e3 eor.w r2, r3, r3, asr #31
- 8003020: eba2 72e3 sub.w r2, r2, r3, asr #31
- 8003024: 4613 mov r3, r2
- 8003026: 009b lsls r3, r3, #2
- 8003028: 4413 add r3, r2
- 800302a: 005b lsls r3, r3, #1
- 800302c: 9301 str r3, [sp, #4]
- 800302e: 7cfb ldrb r3, [r7, #19]
- 8003030: 9300 str r3, [sp, #0]
- 8003032: 4603 mov r3, r0
- 8003034: 460a mov r2, r1
- 8003036: 68b9 ldr r1, [r7, #8]
- 8003038: 68f8 ldr r0, [r7, #12]
- 800303a: f000 f818 bl 800306e <motorAction>
- HAL_TIM_PWM_Start (htim, channel2);
- 800303e: 79bb ldrb r3, [r7, #6]
- 8003040: 4619 mov r1, r3
- 8003042: 68f8 ldr r0, [r7, #12]
- 8003044: f00b fe06 bl 800ec54 <HAL_TIM_PWM_Start>
- motorStatus = 1;
- 8003048: 2301 movs r3, #1
- 800304a: 617b str r3, [r7, #20]
- 800304c: e004 b.n 8003058 <motorControl+0x25c>
- } else {
- HAL_TIM_PWM_Stop (htim, channel2);
- 800304e: 79bb ldrb r3, [r7, #6]
- 8003050: 4619 mov r1, r3
- 8003052: 68f8 ldr r0, [r7, #12]
- 8003054: f00b ff0c bl 800ee70 <HAL_TIM_PWM_Stop>
- }
- HAL_TIM_PWM_Stop (htim, channel1);
- 8003058: 79fb ldrb r3, [r7, #7]
- 800305a: 4619 mov r1, r3
- 800305c: 68f8 ldr r0, [r7, #12]
- 800305e: f00b ff07 bl 800ee70 <HAL_TIM_PWM_Stop>
- }
- }
- return motorStatus;
- 8003062: 697b ldr r3, [r7, #20]
- 8003064: b2db uxtb r3, r3
- }
- 8003066: 4618 mov r0, r3
- 8003068: 3718 adds r7, #24
- 800306a: 46bd mov sp, r7
- 800306c: bd80 pop {r7, pc}
- 0800306e <motorAction>:
- void motorAction (TIM_HandleTypeDef* tim, TIM_OC_InitTypeDef* timerConf, uint32_t channel1, uint32_t channel2, MotorDriverState setState, uint32_t pulse) {
- 800306e: b580 push {r7, lr}
- 8003070: b084 sub sp, #16
- 8003072: af00 add r7, sp, #0
- 8003074: 60f8 str r0, [r7, #12]
- 8003076: 60b9 str r1, [r7, #8]
- 8003078: 607a str r2, [r7, #4]
- 800307a: 603b str r3, [r7, #0]
- timerConf->Pulse = pulse;
- 800307c: 68bb ldr r3, [r7, #8]
- 800307e: 69fa ldr r2, [r7, #28]
- 8003080: 605a str r2, [r3, #4]
- switch (setState) {
- 8003082: 7e3b ldrb r3, [r7, #24]
- 8003084: 2b02 cmp r3, #2
- 8003086: dc02 bgt.n 800308e <motorAction+0x20>
- 8003088: 2b00 cmp r3, #0
- 800308a: da03 bge.n 8003094 <motorAction+0x26>
- 800308c: e038 b.n 8003100 <motorAction+0x92>
- 800308e: 2b03 cmp r3, #3
- 8003090: d01b beq.n 80030ca <motorAction+0x5c>
- 8003092: e035 b.n 8003100 <motorAction+0x92>
- case Forward:
- case Reverse:
- case HiZ:
- timerConf->OCPolarity = TIM_OCPOLARITY_HIGH;
- 8003094: 68bb ldr r3, [r7, #8]
- 8003096: 2200 movs r2, #0
- 8003098: 609a str r2, [r3, #8]
- if (HAL_TIM_PWM_ConfigChannel (tim, timerConf, channel1) != HAL_OK) {
- 800309a: 687a ldr r2, [r7, #4]
- 800309c: 68b9 ldr r1, [r7, #8]
- 800309e: 68f8 ldr r0, [r7, #12]
- 80030a0: f00c fad2 bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 80030a4: 4603 mov r3, r0
- 80030a6: 2b00 cmp r3, #0
- 80030a8: d001 beq.n 80030ae <motorAction+0x40>
- Error_Handler ();
- 80030aa: f7fe feb1 bl 8001e10 <Error_Handler>
- }
- timerConf->OCPolarity = TIM_OCPOLARITY_HIGH;
- 80030ae: 68bb ldr r3, [r7, #8]
- 80030b0: 2200 movs r2, #0
- 80030b2: 609a str r2, [r3, #8]
- if (HAL_TIM_PWM_ConfigChannel (tim, timerConf, channel2) != HAL_OK) {
- 80030b4: 683a ldr r2, [r7, #0]
- 80030b6: 68b9 ldr r1, [r7, #8]
- 80030b8: 68f8 ldr r0, [r7, #12]
- 80030ba: f00c fac5 bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 80030be: 4603 mov r3, r0
- 80030c0: 2b00 cmp r3, #0
- 80030c2: d038 beq.n 8003136 <motorAction+0xc8>
- Error_Handler ();
- 80030c4: f7fe fea4 bl 8001e10 <Error_Handler>
- }
- break;
- 80030c8: e035 b.n 8003136 <motorAction+0xc8>
- case Brake:
- timerConf->OCPolarity = TIM_OCPOLARITY_LOW;
- 80030ca: 68bb ldr r3, [r7, #8]
- 80030cc: 2202 movs r2, #2
- 80030ce: 609a str r2, [r3, #8]
- if (HAL_TIM_PWM_ConfigChannel (tim, timerConf, channel1) != HAL_OK) {
- 80030d0: 687a ldr r2, [r7, #4]
- 80030d2: 68b9 ldr r1, [r7, #8]
- 80030d4: 68f8 ldr r0, [r7, #12]
- 80030d6: f00c fab7 bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 80030da: 4603 mov r3, r0
- 80030dc: 2b00 cmp r3, #0
- 80030de: d001 beq.n 80030e4 <motorAction+0x76>
- Error_Handler ();
- 80030e0: f7fe fe96 bl 8001e10 <Error_Handler>
- }
- timerConf->OCPolarity = TIM_OCPOLARITY_LOW;
- 80030e4: 68bb ldr r3, [r7, #8]
- 80030e6: 2202 movs r2, #2
- 80030e8: 609a str r2, [r3, #8]
- if (HAL_TIM_PWM_ConfigChannel (tim, timerConf, channel2) != HAL_OK) {
- 80030ea: 683a ldr r2, [r7, #0]
- 80030ec: 68b9 ldr r1, [r7, #8]
- 80030ee: 68f8 ldr r0, [r7, #12]
- 80030f0: f00c faaa bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 80030f4: 4603 mov r3, r0
- 80030f6: 2b00 cmp r3, #0
- 80030f8: d01f beq.n 800313a <motorAction+0xcc>
- Error_Handler ();
- 80030fa: f7fe fe89 bl 8001e10 <Error_Handler>
- }
- break;
- 80030fe: e01c b.n 800313a <motorAction+0xcc>
- default:
- timerConf->OCPolarity = TIM_OCPOLARITY_HIGH;
- 8003100: 68bb ldr r3, [r7, #8]
- 8003102: 2200 movs r2, #0
- 8003104: 609a str r2, [r3, #8]
- if (HAL_TIM_PWM_ConfigChannel (tim, timerConf, channel1) != HAL_OK) {
- 8003106: 687a ldr r2, [r7, #4]
- 8003108: 68b9 ldr r1, [r7, #8]
- 800310a: 68f8 ldr r0, [r7, #12]
- 800310c: f00c fa9c bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 8003110: 4603 mov r3, r0
- 8003112: 2b00 cmp r3, #0
- 8003114: d001 beq.n 800311a <motorAction+0xac>
- Error_Handler ();
- 8003116: f7fe fe7b bl 8001e10 <Error_Handler>
- }
- timerConf->OCPolarity = TIM_OCPOLARITY_HIGH;
- 800311a: 68bb ldr r3, [r7, #8]
- 800311c: 2200 movs r2, #0
- 800311e: 609a str r2, [r3, #8]
- if (HAL_TIM_PWM_ConfigChannel (tim, timerConf, channel2) != HAL_OK) {
- 8003120: 683a ldr r2, [r7, #0]
- 8003122: 68b9 ldr r1, [r7, #8]
- 8003124: 68f8 ldr r0, [r7, #12]
- 8003126: f00c fa8f bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 800312a: 4603 mov r3, r0
- 800312c: 2b00 cmp r3, #0
- 800312e: d006 beq.n 800313e <motorAction+0xd0>
- Error_Handler ();
- 8003130: f7fe fe6e bl 8001e10 <Error_Handler>
- }
- break;
- 8003134: e003 b.n 800313e <motorAction+0xd0>
- break;
- 8003136: bf00 nop
- 8003138: e002 b.n 8003140 <motorAction+0xd2>
- break;
- 800313a: bf00 nop
- 800313c: e000 b.n 8003140 <motorAction+0xd2>
- break;
- 800313e: bf00 nop
- }
- }
- 8003140: bf00 nop
- 8003142: 3710 adds r7, #16
- 8003144: 46bd mov sp, r7
- 8003146: bd80 pop {r7, pc}
- 08003148 <WriteDataToBuffer>:
- buff[newBuffPos++] = (uint8_t)((uData >> (i * 8)) & 0xFF);
- }
- *buffPos = newBuffPos;
- }
- void WriteDataToBuffer (uint8_t* buff, uint16_t* buffPos, void* data, uint8_t dataSize) {
- 8003148: b480 push {r7}
- 800314a: b089 sub sp, #36 @ 0x24
- 800314c: af00 add r7, sp, #0
- 800314e: 60f8 str r0, [r7, #12]
- 8003150: 60b9 str r1, [r7, #8]
- 8003152: 607a str r2, [r7, #4]
- 8003154: 70fb strb r3, [r7, #3]
- uint32_t* uDataPtr = data;
- 8003156: 687b ldr r3, [r7, #4]
- 8003158: 61bb str r3, [r7, #24]
- uint32_t uData = *uDataPtr;
- 800315a: 69bb ldr r3, [r7, #24]
- 800315c: 681b ldr r3, [r3, #0]
- 800315e: 617b str r3, [r7, #20]
- uint8_t i = 0;
- 8003160: 2300 movs r3, #0
- 8003162: 77fb strb r3, [r7, #31]
- uint8_t newBuffPos = *buffPos;
- 8003164: 68bb ldr r3, [r7, #8]
- 8003166: 881b ldrh r3, [r3, #0]
- 8003168: 77bb strb r3, [r7, #30]
- for (i = 0; i < dataSize; i++) {
- 800316a: 2300 movs r3, #0
- 800316c: 77fb strb r3, [r7, #31]
- 800316e: e00e b.n 800318e <WriteDataToBuffer+0x46>
- buff[newBuffPos++] = (uint8_t)((uData >> (i * 8)) & 0xFF);
- 8003170: 7ffb ldrb r3, [r7, #31]
- 8003172: 00db lsls r3, r3, #3
- 8003174: 697a ldr r2, [r7, #20]
- 8003176: 40da lsrs r2, r3
- 8003178: 7fbb ldrb r3, [r7, #30]
- 800317a: 1c59 adds r1, r3, #1
- 800317c: 77b9 strb r1, [r7, #30]
- 800317e: 4619 mov r1, r3
- 8003180: 68fb ldr r3, [r7, #12]
- 8003182: 440b add r3, r1
- 8003184: b2d2 uxtb r2, r2
- 8003186: 701a strb r2, [r3, #0]
- for (i = 0; i < dataSize; i++) {
- 8003188: 7ffb ldrb r3, [r7, #31]
- 800318a: 3301 adds r3, #1
- 800318c: 77fb strb r3, [r7, #31]
- 800318e: 7ffa ldrb r2, [r7, #31]
- 8003190: 78fb ldrb r3, [r7, #3]
- 8003192: 429a cmp r2, r3
- 8003194: d3ec bcc.n 8003170 <WriteDataToBuffer+0x28>
- }
- *buffPos = newBuffPos;
- 8003196: 7fbb ldrb r3, [r7, #30]
- 8003198: b29a uxth r2, r3
- 800319a: 68bb ldr r3, [r7, #8]
- 800319c: 801a strh r2, [r3, #0]
- }
- 800319e: bf00 nop
- 80031a0: 3724 adds r7, #36 @ 0x24
- 80031a2: 46bd mov sp, r7
- 80031a4: f85d 7b04 ldr.w r7, [sp], #4
- 80031a8: 4770 bx lr
- 080031aa <ReadWordFromBufer>:
- *data = CONVERT_BYTES_TO_SHORT_WORD(&buff[*buffPos]);
- *buffPos += sizeof(uint16_t);
- }
- void ReadWordFromBufer(uint8_t* buff, uint16_t* buffPos, uint32_t* data)
- {
- 80031aa: b480 push {r7}
- 80031ac: b085 sub sp, #20
- 80031ae: af00 add r7, sp, #0
- 80031b0: 60f8 str r0, [r7, #12]
- 80031b2: 60b9 str r1, [r7, #8]
- 80031b4: 607a str r2, [r7, #4]
- *data = CONVERT_BYTES_TO_WORD(&buff[*buffPos]);
- 80031b6: 68bb ldr r3, [r7, #8]
- 80031b8: 881b ldrh r3, [r3, #0]
- 80031ba: 3303 adds r3, #3
- 80031bc: 68fa ldr r2, [r7, #12]
- 80031be: 4413 add r3, r2
- 80031c0: 781b ldrb r3, [r3, #0]
- 80031c2: 061a lsls r2, r3, #24
- 80031c4: 68bb ldr r3, [r7, #8]
- 80031c6: 881b ldrh r3, [r3, #0]
- 80031c8: 3302 adds r3, #2
- 80031ca: 68f9 ldr r1, [r7, #12]
- 80031cc: 440b add r3, r1
- 80031ce: 781b ldrb r3, [r3, #0]
- 80031d0: 041b lsls r3, r3, #16
- 80031d2: 431a orrs r2, r3
- 80031d4: 68bb ldr r3, [r7, #8]
- 80031d6: 881b ldrh r3, [r3, #0]
- 80031d8: 3301 adds r3, #1
- 80031da: 68f9 ldr r1, [r7, #12]
- 80031dc: 440b add r3, r1
- 80031de: 781b ldrb r3, [r3, #0]
- 80031e0: 021b lsls r3, r3, #8
- 80031e2: 4313 orrs r3, r2
- 80031e4: 68ba ldr r2, [r7, #8]
- 80031e6: 8812 ldrh r2, [r2, #0]
- 80031e8: 4611 mov r1, r2
- 80031ea: 68fa ldr r2, [r7, #12]
- 80031ec: 440a add r2, r1
- 80031ee: 7812 ldrb r2, [r2, #0]
- 80031f0: 4313 orrs r3, r2
- 80031f2: 461a mov r2, r3
- 80031f4: 687b ldr r3, [r7, #4]
- 80031f6: 601a str r2, [r3, #0]
- *buffPos += sizeof(uint32_t);
- 80031f8: 68bb ldr r3, [r7, #8]
- 80031fa: 881b ldrh r3, [r3, #0]
- 80031fc: 3304 adds r3, #4
- 80031fe: b29a uxth r2, r3
- 8003200: 68bb ldr r3, [r7, #8]
- 8003202: 801a strh r2, [r3, #0]
- }
- 8003204: bf00 nop
- 8003206: 3714 adds r7, #20
- 8003208: 46bd mov sp, r7
- 800320a: f85d 7b04 ldr.w r7, [sp], #4
- 800320e: 4770 bx lr
- 08003210 <PrepareRespFrame>:
- txBuffer[txBufferPos++] = GET_SHORT_WORD_SECOND_BYTE (crc);
- return txBufferPos;
- }
- uint16_t PrepareRespFrame (uint8_t* txBuffer, uint16_t frameId, SerialProtocolCommands frameCommand, SerialProtocolRespStatus respStatus, uint8_t* dataBuffer, uint16_t dataLength) {
- 8003210: b580 push {r7, lr}
- 8003212: b084 sub sp, #16
- 8003214: af00 add r7, sp, #0
- 8003216: 6078 str r0, [r7, #4]
- 8003218: 4608 mov r0, r1
- 800321a: 4611 mov r1, r2
- 800321c: 461a mov r2, r3
- 800321e: 4603 mov r3, r0
- 8003220: 807b strh r3, [r7, #2]
- 8003222: 460b mov r3, r1
- 8003224: 707b strb r3, [r7, #1]
- 8003226: 4613 mov r3, r2
- 8003228: 703b strb r3, [r7, #0]
- uint16_t crc = 0;
- 800322a: 2300 movs r3, #0
- 800322c: 81bb strh r3, [r7, #12]
- uint16_t txBufferPos = 0;
- 800322e: 2300 movs r3, #0
- 8003230: 81fb strh r3, [r7, #14]
- uint16_t frameCmd = ((uint16_t)frameCommand) | 0x8000; // MSB set means response
- 8003232: 787b ldrb r3, [r7, #1]
- 8003234: b21a sxth r2, r3
- 8003236: 4b43 ldr r3, [pc, #268] @ (8003344 <PrepareRespFrame+0x134>)
- 8003238: 4313 orrs r3, r2
- 800323a: b21b sxth r3, r3
- 800323c: 817b strh r3, [r7, #10]
- memset (txBuffer, 0x00, dataLength);
- 800323e: 8bbb ldrh r3, [r7, #28]
- 8003240: 461a mov r2, r3
- 8003242: 2100 movs r1, #0
- 8003244: 6878 ldr r0, [r7, #4]
- 8003246: f014 fc86 bl 8017b56 <memset>
- txBuffer[txBufferPos++] = FRAME_INDICATOR;
- 800324a: 89fb ldrh r3, [r7, #14]
- 800324c: 1c5a adds r2, r3, #1
- 800324e: 81fa strh r2, [r7, #14]
- 8003250: 461a mov r2, r3
- 8003252: 687b ldr r3, [r7, #4]
- 8003254: 4413 add r3, r2
- 8003256: 22aa movs r2, #170 @ 0xaa
- 8003258: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_FIRST_BYTE (frameId);
- 800325a: 89fb ldrh r3, [r7, #14]
- 800325c: 1c5a adds r2, r3, #1
- 800325e: 81fa strh r2, [r7, #14]
- 8003260: 461a mov r2, r3
- 8003262: 687b ldr r3, [r7, #4]
- 8003264: 4413 add r3, r2
- 8003266: 887a ldrh r2, [r7, #2]
- 8003268: b2d2 uxtb r2, r2
- 800326a: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_SECOND_BYTE (frameId);
- 800326c: 887b ldrh r3, [r7, #2]
- 800326e: 0a1b lsrs r3, r3, #8
- 8003270: b29a uxth r2, r3
- 8003272: 89fb ldrh r3, [r7, #14]
- 8003274: 1c59 adds r1, r3, #1
- 8003276: 81f9 strh r1, [r7, #14]
- 8003278: 4619 mov r1, r3
- 800327a: 687b ldr r3, [r7, #4]
- 800327c: 440b add r3, r1
- 800327e: b2d2 uxtb r2, r2
- 8003280: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_FIRST_BYTE (frameCmd);
- 8003282: 89fb ldrh r3, [r7, #14]
- 8003284: 1c5a adds r2, r3, #1
- 8003286: 81fa strh r2, [r7, #14]
- 8003288: 461a mov r2, r3
- 800328a: 687b ldr r3, [r7, #4]
- 800328c: 4413 add r3, r2
- 800328e: 897a ldrh r2, [r7, #10]
- 8003290: b2d2 uxtb r2, r2
- 8003292: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_SECOND_BYTE (frameCmd);
- 8003294: 897b ldrh r3, [r7, #10]
- 8003296: 0a1b lsrs r3, r3, #8
- 8003298: b29a uxth r2, r3
- 800329a: 89fb ldrh r3, [r7, #14]
- 800329c: 1c59 adds r1, r3, #1
- 800329e: 81f9 strh r1, [r7, #14]
- 80032a0: 4619 mov r1, r3
- 80032a2: 687b ldr r3, [r7, #4]
- 80032a4: 440b add r3, r1
- 80032a6: b2d2 uxtb r2, r2
- 80032a8: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_FIRST_BYTE (dataLength);
- 80032aa: 89fb ldrh r3, [r7, #14]
- 80032ac: 1c5a adds r2, r3, #1
- 80032ae: 81fa strh r2, [r7, #14]
- 80032b0: 461a mov r2, r3
- 80032b2: 687b ldr r3, [r7, #4]
- 80032b4: 4413 add r3, r2
- 80032b6: 8bba ldrh r2, [r7, #28]
- 80032b8: b2d2 uxtb r2, r2
- 80032ba: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_SECOND_BYTE (dataLength);
- 80032bc: 8bbb ldrh r3, [r7, #28]
- 80032be: 0a1b lsrs r3, r3, #8
- 80032c0: b29a uxth r2, r3
- 80032c2: 89fb ldrh r3, [r7, #14]
- 80032c4: 1c59 adds r1, r3, #1
- 80032c6: 81f9 strh r1, [r7, #14]
- 80032c8: 4619 mov r1, r3
- 80032ca: 687b ldr r3, [r7, #4]
- 80032cc: 440b add r3, r1
- 80032ce: b2d2 uxtb r2, r2
- 80032d0: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = (uint8_t)respStatus;
- 80032d2: 89fb ldrh r3, [r7, #14]
- 80032d4: 1c5a adds r2, r3, #1
- 80032d6: 81fa strh r2, [r7, #14]
- 80032d8: 461a mov r2, r3
- 80032da: 687b ldr r3, [r7, #4]
- 80032dc: 4413 add r3, r2
- 80032de: 783a ldrb r2, [r7, #0]
- 80032e0: 701a strb r2, [r3, #0]
- if (dataLength > 0) {
- 80032e2: 8bbb ldrh r3, [r7, #28]
- 80032e4: 2b00 cmp r3, #0
- 80032e6: d00b beq.n 8003300 <PrepareRespFrame+0xf0>
- memcpy (&txBuffer[txBufferPos], dataBuffer, dataLength);
- 80032e8: 89fb ldrh r3, [r7, #14]
- 80032ea: 687a ldr r2, [r7, #4]
- 80032ec: 4413 add r3, r2
- 80032ee: 8bba ldrh r2, [r7, #28]
- 80032f0: 69b9 ldr r1, [r7, #24]
- 80032f2: 4618 mov r0, r3
- 80032f4: f014 fd01 bl 8017cfa <memcpy>
- txBufferPos += dataLength;
- 80032f8: 89fa ldrh r2, [r7, #14]
- 80032fa: 8bbb ldrh r3, [r7, #28]
- 80032fc: 4413 add r3, r2
- 80032fe: 81fb strh r3, [r7, #14]
- }
- crc = HAL_CRC_Calculate (&hcrc, (uint32_t*)txBuffer, txBufferPos);
- 8003300: 89fb ldrh r3, [r7, #14]
- 8003302: 461a mov r2, r3
- 8003304: 6879 ldr r1, [r7, #4]
- 8003306: 4810 ldr r0, [pc, #64] @ (8003348 <PrepareRespFrame+0x138>)
- 8003308: f004 f812 bl 8007330 <HAL_CRC_Calculate>
- 800330c: 4603 mov r3, r0
- 800330e: 81bb strh r3, [r7, #12]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_FIRST_BYTE (crc);
- 8003310: 89fb ldrh r3, [r7, #14]
- 8003312: 1c5a adds r2, r3, #1
- 8003314: 81fa strh r2, [r7, #14]
- 8003316: 461a mov r2, r3
- 8003318: 687b ldr r3, [r7, #4]
- 800331a: 4413 add r3, r2
- 800331c: 89ba ldrh r2, [r7, #12]
- 800331e: b2d2 uxtb r2, r2
- 8003320: 701a strb r2, [r3, #0]
- txBuffer[txBufferPos++] = GET_SHORT_WORD_SECOND_BYTE (crc);
- 8003322: 89bb ldrh r3, [r7, #12]
- 8003324: 0a1b lsrs r3, r3, #8
- 8003326: b29a uxth r2, r3
- 8003328: 89fb ldrh r3, [r7, #14]
- 800332a: 1c59 adds r1, r3, #1
- 800332c: 81f9 strh r1, [r7, #14]
- 800332e: 4619 mov r1, r3
- 8003330: 687b ldr r3, [r7, #4]
- 8003332: 440b add r3, r1
- 8003334: b2d2 uxtb r2, r2
- 8003336: 701a strb r2, [r3, #0]
- return txBufferPos;
- 8003338: 89fb ldrh r3, [r7, #14]
- }
- 800333a: 4618 mov r0, r3
- 800333c: 3710 adds r7, #16
- 800333e: 46bd mov sp, r7
- 8003340: bd80 pop {r7, pc}
- 8003342: bf00 nop
- 8003344: ffff8000 .word 0xffff8000
- 8003348: 24000400 .word 0x24000400
- 0800334c <HAL_MspInit>:
- void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
- /**
- * Initializes the Global MSP.
- */
- void HAL_MspInit(void)
- {
- 800334c: b580 push {r7, lr}
- 800334e: b086 sub sp, #24
- 8003350: af00 add r7, sp, #0
- /* USER CODE BEGIN MspInit 0 */
- /* USER CODE END MspInit 0 */
- PWREx_AVDTypeDef sConfigAVD = {0};
- 8003352: f107 0310 add.w r3, r7, #16
- 8003356: 2200 movs r2, #0
- 8003358: 601a str r2, [r3, #0]
- 800335a: 605a str r2, [r3, #4]
- PWR_PVDTypeDef sConfigPVD = {0};
- 800335c: f107 0308 add.w r3, r7, #8
- 8003360: 2200 movs r2, #0
- 8003362: 601a str r2, [r3, #0]
- 8003364: 605a str r2, [r3, #4]
- __HAL_RCC_SYSCFG_CLK_ENABLE();
- 8003366: 4b26 ldr r3, [pc, #152] @ (8003400 <HAL_MspInit+0xb4>)
- 8003368: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 800336c: 4a24 ldr r2, [pc, #144] @ (8003400 <HAL_MspInit+0xb4>)
- 800336e: f043 0302 orr.w r3, r3, #2
- 8003372: f8c2 30f4 str.w r3, [r2, #244] @ 0xf4
- 8003376: 4b22 ldr r3, [pc, #136] @ (8003400 <HAL_MspInit+0xb4>)
- 8003378: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 800337c: f003 0302 and.w r3, r3, #2
- 8003380: 607b str r3, [r7, #4]
- 8003382: 687b ldr r3, [r7, #4]
- /* System interrupt init*/
- /* PendSV_IRQn interrupt configuration */
- HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
- 8003384: 2200 movs r2, #0
- 8003386: 210f movs r1, #15
- 8003388: f06f 0001 mvn.w r0, #1
- 800338c: f003 fecc bl 8007128 <HAL_NVIC_SetPriority>
- /* Peripheral interrupt init */
- /* RCC_IRQn interrupt configuration */
- HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
- 8003390: 2200 movs r2, #0
- 8003392: 2105 movs r1, #5
- 8003394: 2005 movs r0, #5
- 8003396: f003 fec7 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(RCC_IRQn);
- 800339a: 2005 movs r0, #5
- 800339c: f003 fede bl 800715c <HAL_NVIC_EnableIRQ>
- /** AVD Configuration
- */
- sConfigAVD.AVDLevel = PWR_AVDLEVEL_3;
- 80033a0: f44f 23c0 mov.w r3, #393216 @ 0x60000
- 80033a4: 613b str r3, [r7, #16]
- sConfigAVD.Mode = PWR_AVD_MODE_NORMAL;
- 80033a6: 2300 movs r3, #0
- 80033a8: 617b str r3, [r7, #20]
- HAL_PWREx_ConfigAVD(&sConfigAVD);
- 80033aa: f107 0310 add.w r3, r7, #16
- 80033ae: 4618 mov r0, r3
- 80033b0: f007 fcc6 bl 800ad40 <HAL_PWREx_ConfigAVD>
- /** Enable the AVD Output
- */
- HAL_PWREx_EnableAVD();
- 80033b4: f007 fd3a bl 800ae2c <HAL_PWREx_EnableAVD>
- /** PVD Configuration
- */
- sConfigPVD.PVDLevel = PWR_PVDLEVEL_6;
- 80033b8: 23c0 movs r3, #192 @ 0xc0
- 80033ba: 60bb str r3, [r7, #8]
- sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
- 80033bc: 2300 movs r3, #0
- 80033be: 60fb str r3, [r7, #12]
- HAL_PWR_ConfigPVD(&sConfigPVD);
- 80033c0: f107 0308 add.w r3, r7, #8
- 80033c4: 4618 mov r0, r3
- 80033c6: f007 fbf7 bl 800abb8 <HAL_PWR_ConfigPVD>
- /** Enable the PVD Output
- */
- HAL_PWR_EnablePVD();
- 80033ca: f007 fc6f bl 800acac <HAL_PWR_EnablePVD>
- /** Enable the VREF clock
- */
- __HAL_RCC_VREF_CLK_ENABLE();
- 80033ce: 4b0c ldr r3, [pc, #48] @ (8003400 <HAL_MspInit+0xb4>)
- 80033d0: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 80033d4: 4a0a ldr r2, [pc, #40] @ (8003400 <HAL_MspInit+0xb4>)
- 80033d6: f443 4300 orr.w r3, r3, #32768 @ 0x8000
- 80033da: f8c2 30f4 str.w r3, [r2, #244] @ 0xf4
- 80033de: 4b08 ldr r3, [pc, #32] @ (8003400 <HAL_MspInit+0xb4>)
- 80033e0: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 80033e4: f403 4300 and.w r3, r3, #32768 @ 0x8000
- 80033e8: 603b str r3, [r7, #0]
- 80033ea: 683b ldr r3, [r7, #0]
- /** Disable the Internal Voltage Reference buffer
- */
- HAL_SYSCFG_DisableVREFBUF();
- 80033ec: f002 f822 bl 8005434 <HAL_SYSCFG_DisableVREFBUF>
- /** Configure the internal voltage reference buffer high impedance mode
- */
- HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
- 80033f0: 2002 movs r0, #2
- 80033f2: f002 f80b bl 800540c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
- /* USER CODE BEGIN MspInit 1 */
- /* USER CODE END MspInit 1 */
- }
- 80033f6: bf00 nop
- 80033f8: 3718 adds r7, #24
- 80033fa: 46bd mov sp, r7
- 80033fc: bd80 pop {r7, pc}
- 80033fe: bf00 nop
- 8003400: 58024400 .word 0x58024400
- 08003404 <HAL_ADC_MspInit>:
- * This function configures the hardware resources used in this example
- * @param hadc: ADC handle pointer
- * @retval None
- */
- void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
- {
- 8003404: b580 push {r7, lr}
- 8003406: b092 sub sp, #72 @ 0x48
- 8003408: af00 add r7, sp, #0
- 800340a: 6078 str r0, [r7, #4]
- GPIO_InitTypeDef GPIO_InitStruct = {0};
- 800340c: f107 0334 add.w r3, r7, #52 @ 0x34
- 8003410: 2200 movs r2, #0
- 8003412: 601a str r2, [r3, #0]
- 8003414: 605a str r2, [r3, #4]
- 8003416: 609a str r2, [r3, #8]
- 8003418: 60da str r2, [r3, #12]
- 800341a: 611a str r2, [r3, #16]
- if(hadc->Instance==ADC1)
- 800341c: 687b ldr r3, [r7, #4]
- 800341e: 681b ldr r3, [r3, #0]
- 8003420: 4a9d ldr r2, [pc, #628] @ (8003698 <HAL_ADC_MspInit+0x294>)
- 8003422: 4293 cmp r3, r2
- 8003424: f040 8099 bne.w 800355a <HAL_ADC_MspInit+0x156>
- {
- /* USER CODE BEGIN ADC1_MspInit 0 */
- /* USER CODE END ADC1_MspInit 0 */
- /* Peripheral clock enable */
- HAL_RCC_ADC12_CLK_ENABLED++;
- 8003428: 4b9c ldr r3, [pc, #624] @ (800369c <HAL_ADC_MspInit+0x298>)
- 800342a: 681b ldr r3, [r3, #0]
- 800342c: 3301 adds r3, #1
- 800342e: 4a9b ldr r2, [pc, #620] @ (800369c <HAL_ADC_MspInit+0x298>)
- 8003430: 6013 str r3, [r2, #0]
- if(HAL_RCC_ADC12_CLK_ENABLED==1){
- 8003432: 4b9a ldr r3, [pc, #616] @ (800369c <HAL_ADC_MspInit+0x298>)
- 8003434: 681b ldr r3, [r3, #0]
- 8003436: 2b01 cmp r3, #1
- 8003438: d10e bne.n 8003458 <HAL_ADC_MspInit+0x54>
- __HAL_RCC_ADC12_CLK_ENABLE();
- 800343a: 4b99 ldr r3, [pc, #612] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800343c: f8d3 30d8 ldr.w r3, [r3, #216] @ 0xd8
- 8003440: 4a97 ldr r2, [pc, #604] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 8003442: f043 0320 orr.w r3, r3, #32
- 8003446: f8c2 30d8 str.w r3, [r2, #216] @ 0xd8
- 800344a: 4b95 ldr r3, [pc, #596] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800344c: f8d3 30d8 ldr.w r3, [r3, #216] @ 0xd8
- 8003450: f003 0320 and.w r3, r3, #32
- 8003454: 633b str r3, [r7, #48] @ 0x30
- 8003456: 6b3b ldr r3, [r7, #48] @ 0x30
- }
- __HAL_RCC_GPIOA_CLK_ENABLE();
- 8003458: 4b91 ldr r3, [pc, #580] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800345a: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800345e: 4a90 ldr r2, [pc, #576] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 8003460: f043 0301 orr.w r3, r3, #1
- 8003464: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003468: 4b8d ldr r3, [pc, #564] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800346a: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800346e: f003 0301 and.w r3, r3, #1
- 8003472: 62fb str r3, [r7, #44] @ 0x2c
- 8003474: 6afb ldr r3, [r7, #44] @ 0x2c
- __HAL_RCC_GPIOC_CLK_ENABLE();
- 8003476: 4b8a ldr r3, [pc, #552] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 8003478: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800347c: 4a88 ldr r2, [pc, #544] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800347e: f043 0304 orr.w r3, r3, #4
- 8003482: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003486: 4b86 ldr r3, [pc, #536] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 8003488: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800348c: f003 0304 and.w r3, r3, #4
- 8003490: 62bb str r3, [r7, #40] @ 0x28
- 8003492: 6abb ldr r3, [r7, #40] @ 0x28
- __HAL_RCC_GPIOB_CLK_ENABLE();
- 8003494: 4b82 ldr r3, [pc, #520] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 8003496: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800349a: 4a81 ldr r2, [pc, #516] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800349c: f043 0302 orr.w r3, r3, #2
- 80034a0: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80034a4: 4b7e ldr r3, [pc, #504] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80034a6: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80034aa: f003 0302 and.w r3, r3, #2
- 80034ae: 627b str r3, [r7, #36] @ 0x24
- 80034b0: 6a7b ldr r3, [r7, #36] @ 0x24
- PA3 ------> ADC1_INP15
- PA7 ------> ADC1_INP7
- PC5 ------> ADC1_INP8
- PB0 ------> ADC1_INP9
- */
- GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
- 80034b2: 238f movs r3, #143 @ 0x8f
- 80034b4: 637b str r3, [r7, #52] @ 0x34
- |GPIO_PIN_7;
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 80034b6: 2303 movs r3, #3
- 80034b8: 63bb str r3, [r7, #56] @ 0x38
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80034ba: 2300 movs r3, #0
- 80034bc: 63fb str r3, [r7, #60] @ 0x3c
- HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
- 80034be: f107 0334 add.w r3, r7, #52 @ 0x34
- 80034c2: 4619 mov r1, r3
- 80034c4: 4877 ldr r0, [pc, #476] @ (80036a4 <HAL_ADC_MspInit+0x2a0>)
- 80034c6: f007 f961 bl 800a78c <HAL_GPIO_Init>
- GPIO_InitStruct.Pin = GPIO_PIN_5;
- 80034ca: 2320 movs r3, #32
- 80034cc: 637b str r3, [r7, #52] @ 0x34
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 80034ce: 2303 movs r3, #3
- 80034d0: 63bb str r3, [r7, #56] @ 0x38
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80034d2: 2300 movs r3, #0
- 80034d4: 63fb str r3, [r7, #60] @ 0x3c
- HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
- 80034d6: f107 0334 add.w r3, r7, #52 @ 0x34
- 80034da: 4619 mov r1, r3
- 80034dc: 4872 ldr r0, [pc, #456] @ (80036a8 <HAL_ADC_MspInit+0x2a4>)
- 80034de: f007 f955 bl 800a78c <HAL_GPIO_Init>
- GPIO_InitStruct.Pin = GPIO_PIN_0;
- 80034e2: 2301 movs r3, #1
- 80034e4: 637b str r3, [r7, #52] @ 0x34
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 80034e6: 2303 movs r3, #3
- 80034e8: 63bb str r3, [r7, #56] @ 0x38
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80034ea: 2300 movs r3, #0
- 80034ec: 63fb str r3, [r7, #60] @ 0x3c
- HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
- 80034ee: f107 0334 add.w r3, r7, #52 @ 0x34
- 80034f2: 4619 mov r1, r3
- 80034f4: 486d ldr r0, [pc, #436] @ (80036ac <HAL_ADC_MspInit+0x2a8>)
- 80034f6: f007 f949 bl 800a78c <HAL_GPIO_Init>
- /* ADC1 DMA Init */
- /* ADC1 Init */
- hdma_adc1.Instance = DMA1_Stream0;
- 80034fa: 4b6d ldr r3, [pc, #436] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 80034fc: 4a6d ldr r2, [pc, #436] @ (80036b4 <HAL_ADC_MspInit+0x2b0>)
- 80034fe: 601a str r2, [r3, #0]
- hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
- 8003500: 4b6b ldr r3, [pc, #428] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003502: 2209 movs r2, #9
- 8003504: 605a str r2, [r3, #4]
- hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
- 8003506: 4b6a ldr r3, [pc, #424] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003508: 2200 movs r2, #0
- 800350a: 609a str r2, [r3, #8]
- hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
- 800350c: 4b68 ldr r3, [pc, #416] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 800350e: 2200 movs r2, #0
- 8003510: 60da str r2, [r3, #12]
- hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
- 8003512: 4b67 ldr r3, [pc, #412] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003514: f44f 6280 mov.w r2, #1024 @ 0x400
- 8003518: 611a str r2, [r3, #16]
- hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
- 800351a: 4b65 ldr r3, [pc, #404] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 800351c: f44f 6200 mov.w r2, #2048 @ 0x800
- 8003520: 615a str r2, [r3, #20]
- hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
- 8003522: 4b63 ldr r3, [pc, #396] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003524: f44f 5200 mov.w r2, #8192 @ 0x2000
- 8003528: 619a str r2, [r3, #24]
- hdma_adc1.Init.Mode = DMA_NORMAL;
- 800352a: 4b61 ldr r3, [pc, #388] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 800352c: 2200 movs r2, #0
- 800352e: 61da str r2, [r3, #28]
- hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
- 8003530: 4b5f ldr r3, [pc, #380] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003532: 2200 movs r2, #0
- 8003534: 621a str r2, [r3, #32]
- hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
- 8003536: 4b5e ldr r3, [pc, #376] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003538: 2200 movs r2, #0
- 800353a: 625a str r2, [r3, #36] @ 0x24
- if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
- 800353c: 485c ldr r0, [pc, #368] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 800353e: f004 fae9 bl 8007b14 <HAL_DMA_Init>
- 8003542: 4603 mov r3, r0
- 8003544: 2b00 cmp r3, #0
- 8003546: d001 beq.n 800354c <HAL_ADC_MspInit+0x148>
- {
- Error_Handler();
- 8003548: f7fe fc62 bl 8001e10 <Error_Handler>
- }
- __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
- 800354c: 687b ldr r3, [r7, #4]
- 800354e: 4a58 ldr r2, [pc, #352] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003550: 64da str r2, [r3, #76] @ 0x4c
- 8003552: 4a57 ldr r2, [pc, #348] @ (80036b0 <HAL_ADC_MspInit+0x2ac>)
- 8003554: 687b ldr r3, [r7, #4]
- 8003556: 6393 str r3, [r2, #56] @ 0x38
- /* USER CODE BEGIN ADC3_MspInit 1 */
- /* USER CODE END ADC3_MspInit 1 */
- }
- }
- 8003558: e11e b.n 8003798 <HAL_ADC_MspInit+0x394>
- else if(hadc->Instance==ADC2)
- 800355a: 687b ldr r3, [r7, #4]
- 800355c: 681b ldr r3, [r3, #0]
- 800355e: 4a56 ldr r2, [pc, #344] @ (80036b8 <HAL_ADC_MspInit+0x2b4>)
- 8003560: 4293 cmp r3, r2
- 8003562: f040 80af bne.w 80036c4 <HAL_ADC_MspInit+0x2c0>
- HAL_RCC_ADC12_CLK_ENABLED++;
- 8003566: 4b4d ldr r3, [pc, #308] @ (800369c <HAL_ADC_MspInit+0x298>)
- 8003568: 681b ldr r3, [r3, #0]
- 800356a: 3301 adds r3, #1
- 800356c: 4a4b ldr r2, [pc, #300] @ (800369c <HAL_ADC_MspInit+0x298>)
- 800356e: 6013 str r3, [r2, #0]
- if(HAL_RCC_ADC12_CLK_ENABLED==1){
- 8003570: 4b4a ldr r3, [pc, #296] @ (800369c <HAL_ADC_MspInit+0x298>)
- 8003572: 681b ldr r3, [r3, #0]
- 8003574: 2b01 cmp r3, #1
- 8003576: d10e bne.n 8003596 <HAL_ADC_MspInit+0x192>
- __HAL_RCC_ADC12_CLK_ENABLE();
- 8003578: 4b49 ldr r3, [pc, #292] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800357a: f8d3 30d8 ldr.w r3, [r3, #216] @ 0xd8
- 800357e: 4a48 ldr r2, [pc, #288] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 8003580: f043 0320 orr.w r3, r3, #32
- 8003584: f8c2 30d8 str.w r3, [r2, #216] @ 0xd8
- 8003588: 4b45 ldr r3, [pc, #276] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800358a: f8d3 30d8 ldr.w r3, [r3, #216] @ 0xd8
- 800358e: f003 0320 and.w r3, r3, #32
- 8003592: 623b str r3, [r7, #32]
- 8003594: 6a3b ldr r3, [r7, #32]
- __HAL_RCC_GPIOA_CLK_ENABLE();
- 8003596: 4b42 ldr r3, [pc, #264] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 8003598: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800359c: 4a40 ldr r2, [pc, #256] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 800359e: f043 0301 orr.w r3, r3, #1
- 80035a2: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80035a6: 4b3e ldr r3, [pc, #248] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80035a8: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80035ac: f003 0301 and.w r3, r3, #1
- 80035b0: 61fb str r3, [r7, #28]
- 80035b2: 69fb ldr r3, [r7, #28]
- __HAL_RCC_GPIOC_CLK_ENABLE();
- 80035b4: 4b3a ldr r3, [pc, #232] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80035b6: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80035ba: 4a39 ldr r2, [pc, #228] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80035bc: f043 0304 orr.w r3, r3, #4
- 80035c0: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80035c4: 4b36 ldr r3, [pc, #216] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80035c6: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80035ca: f003 0304 and.w r3, r3, #4
- 80035ce: 61bb str r3, [r7, #24]
- 80035d0: 69bb ldr r3, [r7, #24]
- __HAL_RCC_GPIOB_CLK_ENABLE();
- 80035d2: 4b33 ldr r3, [pc, #204] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80035d4: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80035d8: 4a31 ldr r2, [pc, #196] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80035da: f043 0302 orr.w r3, r3, #2
- 80035de: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80035e2: 4b2f ldr r3, [pc, #188] @ (80036a0 <HAL_ADC_MspInit+0x29c>)
- 80035e4: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80035e8: f003 0302 and.w r3, r3, #2
- 80035ec: 617b str r3, [r7, #20]
- 80035ee: 697b ldr r3, [r7, #20]
- GPIO_InitStruct.Pin = GPIO_PIN_6;
- 80035f0: 2340 movs r3, #64 @ 0x40
- 80035f2: 637b str r3, [r7, #52] @ 0x34
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 80035f4: 2303 movs r3, #3
- 80035f6: 63bb str r3, [r7, #56] @ 0x38
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80035f8: 2300 movs r3, #0
- 80035fa: 63fb str r3, [r7, #60] @ 0x3c
- HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
- 80035fc: f107 0334 add.w r3, r7, #52 @ 0x34
- 8003600: 4619 mov r1, r3
- 8003602: 4828 ldr r0, [pc, #160] @ (80036a4 <HAL_ADC_MspInit+0x2a0>)
- 8003604: f007 f8c2 bl 800a78c <HAL_GPIO_Init>
- GPIO_InitStruct.Pin = GPIO_PIN_4;
- 8003608: 2310 movs r3, #16
- 800360a: 637b str r3, [r7, #52] @ 0x34
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 800360c: 2303 movs r3, #3
- 800360e: 63bb str r3, [r7, #56] @ 0x38
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003610: 2300 movs r3, #0
- 8003612: 63fb str r3, [r7, #60] @ 0x3c
- HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
- 8003614: f107 0334 add.w r3, r7, #52 @ 0x34
- 8003618: 4619 mov r1, r3
- 800361a: 4823 ldr r0, [pc, #140] @ (80036a8 <HAL_ADC_MspInit+0x2a4>)
- 800361c: f007 f8b6 bl 800a78c <HAL_GPIO_Init>
- GPIO_InitStruct.Pin = GPIO_PIN_1;
- 8003620: 2302 movs r3, #2
- 8003622: 637b str r3, [r7, #52] @ 0x34
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 8003624: 2303 movs r3, #3
- 8003626: 63bb str r3, [r7, #56] @ 0x38
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003628: 2300 movs r3, #0
- 800362a: 63fb str r3, [r7, #60] @ 0x3c
- HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
- 800362c: f107 0334 add.w r3, r7, #52 @ 0x34
- 8003630: 4619 mov r1, r3
- 8003632: 481e ldr r0, [pc, #120] @ (80036ac <HAL_ADC_MspInit+0x2a8>)
- 8003634: f007 f8aa bl 800a78c <HAL_GPIO_Init>
- hdma_adc2.Instance = DMA1_Stream1;
- 8003638: 4b20 ldr r3, [pc, #128] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 800363a: 4a21 ldr r2, [pc, #132] @ (80036c0 <HAL_ADC_MspInit+0x2bc>)
- 800363c: 601a str r2, [r3, #0]
- hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
- 800363e: 4b1f ldr r3, [pc, #124] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 8003640: 220a movs r2, #10
- 8003642: 605a str r2, [r3, #4]
- hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
- 8003644: 4b1d ldr r3, [pc, #116] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 8003646: 2200 movs r2, #0
- 8003648: 609a str r2, [r3, #8]
- hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
- 800364a: 4b1c ldr r3, [pc, #112] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 800364c: 2200 movs r2, #0
- 800364e: 60da str r2, [r3, #12]
- hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
- 8003650: 4b1a ldr r3, [pc, #104] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 8003652: f44f 6280 mov.w r2, #1024 @ 0x400
- 8003656: 611a str r2, [r3, #16]
- hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
- 8003658: 4b18 ldr r3, [pc, #96] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 800365a: f44f 6200 mov.w r2, #2048 @ 0x800
- 800365e: 615a str r2, [r3, #20]
- hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
- 8003660: 4b16 ldr r3, [pc, #88] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 8003662: f44f 5200 mov.w r2, #8192 @ 0x2000
- 8003666: 619a str r2, [r3, #24]
- hdma_adc2.Init.Mode = DMA_NORMAL;
- 8003668: 4b14 ldr r3, [pc, #80] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 800366a: 2200 movs r2, #0
- 800366c: 61da str r2, [r3, #28]
- hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
- 800366e: 4b13 ldr r3, [pc, #76] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 8003670: 2200 movs r2, #0
- 8003672: 621a str r2, [r3, #32]
- hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
- 8003674: 4b11 ldr r3, [pc, #68] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 8003676: 2200 movs r2, #0
- 8003678: 625a str r2, [r3, #36] @ 0x24
- if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
- 800367a: 4810 ldr r0, [pc, #64] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 800367c: f004 fa4a bl 8007b14 <HAL_DMA_Init>
- 8003680: 4603 mov r3, r0
- 8003682: 2b00 cmp r3, #0
- 8003684: d001 beq.n 800368a <HAL_ADC_MspInit+0x286>
- Error_Handler();
- 8003686: f7fe fbc3 bl 8001e10 <Error_Handler>
- __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
- 800368a: 687b ldr r3, [r7, #4]
- 800368c: 4a0b ldr r2, [pc, #44] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 800368e: 64da str r2, [r3, #76] @ 0x4c
- 8003690: 4a0a ldr r2, [pc, #40] @ (80036bc <HAL_ADC_MspInit+0x2b8>)
- 8003692: 687b ldr r3, [r7, #4]
- 8003694: 6393 str r3, [r2, #56] @ 0x38
- }
- 8003696: e07f b.n 8003798 <HAL_ADC_MspInit+0x394>
- 8003698: 40022000 .word 0x40022000
- 800369c: 24000860 .word 0x24000860
- 80036a0: 58024400 .word 0x58024400
- 80036a4: 58020000 .word 0x58020000
- 80036a8: 58020800 .word 0x58020800
- 80036ac: 58020400 .word 0x58020400
- 80036b0: 2400026c .word 0x2400026c
- 80036b4: 40020010 .word 0x40020010
- 80036b8: 40022100 .word 0x40022100
- 80036bc: 240002e4 .word 0x240002e4
- 80036c0: 40020028 .word 0x40020028
- else if(hadc->Instance==ADC3)
- 80036c4: 687b ldr r3, [r7, #4]
- 80036c6: 681b ldr r3, [r3, #0]
- 80036c8: 4a35 ldr r2, [pc, #212] @ (80037a0 <HAL_ADC_MspInit+0x39c>)
- 80036ca: 4293 cmp r3, r2
- 80036cc: d164 bne.n 8003798 <HAL_ADC_MspInit+0x394>
- __HAL_RCC_ADC3_CLK_ENABLE();
- 80036ce: 4b35 ldr r3, [pc, #212] @ (80037a4 <HAL_ADC_MspInit+0x3a0>)
- 80036d0: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80036d4: 4a33 ldr r2, [pc, #204] @ (80037a4 <HAL_ADC_MspInit+0x3a0>)
- 80036d6: f043 7380 orr.w r3, r3, #16777216 @ 0x1000000
- 80036da: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80036de: 4b31 ldr r3, [pc, #196] @ (80037a4 <HAL_ADC_MspInit+0x3a0>)
- 80036e0: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80036e4: f003 7380 and.w r3, r3, #16777216 @ 0x1000000
- 80036e8: 613b str r3, [r7, #16]
- 80036ea: 693b ldr r3, [r7, #16]
- __HAL_RCC_GPIOC_CLK_ENABLE();
- 80036ec: 4b2d ldr r3, [pc, #180] @ (80037a4 <HAL_ADC_MspInit+0x3a0>)
- 80036ee: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80036f2: 4a2c ldr r2, [pc, #176] @ (80037a4 <HAL_ADC_MspInit+0x3a0>)
- 80036f4: f043 0304 orr.w r3, r3, #4
- 80036f8: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80036fc: 4b29 ldr r3, [pc, #164] @ (80037a4 <HAL_ADC_MspInit+0x3a0>)
- 80036fe: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003702: f003 0304 and.w r3, r3, #4
- 8003706: 60fb str r3, [r7, #12]
- 8003708: 68fb ldr r3, [r7, #12]
- GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
- 800370a: 2303 movs r3, #3
- 800370c: 637b str r3, [r7, #52] @ 0x34
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 800370e: 2303 movs r3, #3
- 8003710: 63bb str r3, [r7, #56] @ 0x38
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003712: 2300 movs r3, #0
- 8003714: 63fb str r3, [r7, #60] @ 0x3c
- HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
- 8003716: f107 0334 add.w r3, r7, #52 @ 0x34
- 800371a: 4619 mov r1, r3
- 800371c: 4822 ldr r0, [pc, #136] @ (80037a8 <HAL_ADC_MspInit+0x3a4>)
- 800371e: f007 f835 bl 800a78c <HAL_GPIO_Init>
- HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
- 8003722: f04f 6180 mov.w r1, #67108864 @ 0x4000000
- 8003726: f04f 6080 mov.w r0, #67108864 @ 0x4000000
- 800372a: f001 fe93 bl 8005454 <HAL_SYSCFG_AnalogSwitchConfig>
- HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
- 800372e: f04f 6100 mov.w r1, #134217728 @ 0x8000000
- 8003732: f04f 6000 mov.w r0, #134217728 @ 0x8000000
- 8003736: f001 fe8d bl 8005454 <HAL_SYSCFG_AnalogSwitchConfig>
- hdma_adc3.Instance = DMA1_Stream2;
- 800373a: 4b1c ldr r3, [pc, #112] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 800373c: 4a1c ldr r2, [pc, #112] @ (80037b0 <HAL_ADC_MspInit+0x3ac>)
- 800373e: 601a str r2, [r3, #0]
- hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
- 8003740: 4b1a ldr r3, [pc, #104] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003742: 2273 movs r2, #115 @ 0x73
- 8003744: 605a str r2, [r3, #4]
- hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
- 8003746: 4b19 ldr r3, [pc, #100] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003748: 2200 movs r2, #0
- 800374a: 609a str r2, [r3, #8]
- hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
- 800374c: 4b17 ldr r3, [pc, #92] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 800374e: 2200 movs r2, #0
- 8003750: 60da str r2, [r3, #12]
- hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
- 8003752: 4b16 ldr r3, [pc, #88] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003754: f44f 6280 mov.w r2, #1024 @ 0x400
- 8003758: 611a str r2, [r3, #16]
- hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
- 800375a: 4b14 ldr r3, [pc, #80] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 800375c: f44f 6200 mov.w r2, #2048 @ 0x800
- 8003760: 615a str r2, [r3, #20]
- hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
- 8003762: 4b12 ldr r3, [pc, #72] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003764: f44f 5200 mov.w r2, #8192 @ 0x2000
- 8003768: 619a str r2, [r3, #24]
- hdma_adc3.Init.Mode = DMA_NORMAL;
- 800376a: 4b10 ldr r3, [pc, #64] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 800376c: 2200 movs r2, #0
- 800376e: 61da str r2, [r3, #28]
- hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
- 8003770: 4b0e ldr r3, [pc, #56] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003772: 2200 movs r2, #0
- 8003774: 621a str r2, [r3, #32]
- hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
- 8003776: 4b0d ldr r3, [pc, #52] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003778: 2200 movs r2, #0
- 800377a: 625a str r2, [r3, #36] @ 0x24
- if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
- 800377c: 480b ldr r0, [pc, #44] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 800377e: f004 f9c9 bl 8007b14 <HAL_DMA_Init>
- 8003782: 4603 mov r3, r0
- 8003784: 2b00 cmp r3, #0
- 8003786: d001 beq.n 800378c <HAL_ADC_MspInit+0x388>
- Error_Handler();
- 8003788: f7fe fb42 bl 8001e10 <Error_Handler>
- __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
- 800378c: 687b ldr r3, [r7, #4]
- 800378e: 4a07 ldr r2, [pc, #28] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003790: 64da str r2, [r3, #76] @ 0x4c
- 8003792: 4a06 ldr r2, [pc, #24] @ (80037ac <HAL_ADC_MspInit+0x3a8>)
- 8003794: 687b ldr r3, [r7, #4]
- 8003796: 6393 str r3, [r2, #56] @ 0x38
- }
- 8003798: bf00 nop
- 800379a: 3748 adds r7, #72 @ 0x48
- 800379c: 46bd mov sp, r7
- 800379e: bd80 pop {r7, pc}
- 80037a0: 58026000 .word 0x58026000
- 80037a4: 58024400 .word 0x58024400
- 80037a8: 58020800 .word 0x58020800
- 80037ac: 2400035c .word 0x2400035c
- 80037b0: 40020040 .word 0x40020040
- 080037b4 <HAL_COMP_MspInit>:
- * This function configures the hardware resources used in this example
- * @param hcomp: COMP handle pointer
- * @retval None
- */
- void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
- {
- 80037b4: b580 push {r7, lr}
- 80037b6: b08a sub sp, #40 @ 0x28
- 80037b8: af00 add r7, sp, #0
- 80037ba: 6078 str r0, [r7, #4]
- GPIO_InitTypeDef GPIO_InitStruct = {0};
- 80037bc: f107 0314 add.w r3, r7, #20
- 80037c0: 2200 movs r2, #0
- 80037c2: 601a str r2, [r3, #0]
- 80037c4: 605a str r2, [r3, #4]
- 80037c6: 609a str r2, [r3, #8]
- 80037c8: 60da str r2, [r3, #12]
- 80037ca: 611a str r2, [r3, #16]
- if(hcomp->Instance==COMP1)
- 80037cc: 687b ldr r3, [r7, #4]
- 80037ce: 681b ldr r3, [r3, #0]
- 80037d0: 4a18 ldr r2, [pc, #96] @ (8003834 <HAL_COMP_MspInit+0x80>)
- 80037d2: 4293 cmp r3, r2
- 80037d4: d129 bne.n 800382a <HAL_COMP_MspInit+0x76>
- {
- /* USER CODE BEGIN COMP1_MspInit 0 */
- /* USER CODE END COMP1_MspInit 0 */
- /* Peripheral clock enable */
- __HAL_RCC_COMP12_CLK_ENABLE();
- 80037d6: 4b18 ldr r3, [pc, #96] @ (8003838 <HAL_COMP_MspInit+0x84>)
- 80037d8: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 80037dc: 4a16 ldr r2, [pc, #88] @ (8003838 <HAL_COMP_MspInit+0x84>)
- 80037de: f443 4380 orr.w r3, r3, #16384 @ 0x4000
- 80037e2: f8c2 30f4 str.w r3, [r2, #244] @ 0xf4
- 80037e6: 4b14 ldr r3, [pc, #80] @ (8003838 <HAL_COMP_MspInit+0x84>)
- 80037e8: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 80037ec: f403 4380 and.w r3, r3, #16384 @ 0x4000
- 80037f0: 613b str r3, [r7, #16]
- 80037f2: 693b ldr r3, [r7, #16]
- __HAL_RCC_GPIOB_CLK_ENABLE();
- 80037f4: 4b10 ldr r3, [pc, #64] @ (8003838 <HAL_COMP_MspInit+0x84>)
- 80037f6: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80037fa: 4a0f ldr r2, [pc, #60] @ (8003838 <HAL_COMP_MspInit+0x84>)
- 80037fc: f043 0302 orr.w r3, r3, #2
- 8003800: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003804: 4b0c ldr r3, [pc, #48] @ (8003838 <HAL_COMP_MspInit+0x84>)
- 8003806: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 800380a: f003 0302 and.w r3, r3, #2
- 800380e: 60fb str r3, [r7, #12]
- 8003810: 68fb ldr r3, [r7, #12]
- /**COMP1 GPIO Configuration
- PB2 ------> COMP1_INP
- */
- GPIO_InitStruct.Pin = GPIO_PIN_2;
- 8003812: 2304 movs r3, #4
- 8003814: 617b str r3, [r7, #20]
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 8003816: 2303 movs r3, #3
- 8003818: 61bb str r3, [r7, #24]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 800381a: 2300 movs r3, #0
- 800381c: 61fb str r3, [r7, #28]
- HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
- 800381e: f107 0314 add.w r3, r7, #20
- 8003822: 4619 mov r1, r3
- 8003824: 4805 ldr r0, [pc, #20] @ (800383c <HAL_COMP_MspInit+0x88>)
- 8003826: f006 ffb1 bl 800a78c <HAL_GPIO_Init>
- /* USER CODE BEGIN COMP1_MspInit 1 */
- /* USER CODE END COMP1_MspInit 1 */
- }
- }
- 800382a: bf00 nop
- 800382c: 3728 adds r7, #40 @ 0x28
- 800382e: 46bd mov sp, r7
- 8003830: bd80 pop {r7, pc}
- 8003832: bf00 nop
- 8003834: 5800380c .word 0x5800380c
- 8003838: 58024400 .word 0x58024400
- 800383c: 58020400 .word 0x58020400
- 08003840 <HAL_CRC_MspInit>:
- * This function configures the hardware resources used in this example
- * @param hcrc: CRC handle pointer
- * @retval None
- */
- void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
- {
- 8003840: b480 push {r7}
- 8003842: b085 sub sp, #20
- 8003844: af00 add r7, sp, #0
- 8003846: 6078 str r0, [r7, #4]
- if(hcrc->Instance==CRC)
- 8003848: 687b ldr r3, [r7, #4]
- 800384a: 681b ldr r3, [r3, #0]
- 800384c: 4a0b ldr r2, [pc, #44] @ (800387c <HAL_CRC_MspInit+0x3c>)
- 800384e: 4293 cmp r3, r2
- 8003850: d10e bne.n 8003870 <HAL_CRC_MspInit+0x30>
- {
- /* USER CODE BEGIN CRC_MspInit 0 */
- /* USER CODE END CRC_MspInit 0 */
- /* Peripheral clock enable */
- __HAL_RCC_CRC_CLK_ENABLE();
- 8003852: 4b0b ldr r3, [pc, #44] @ (8003880 <HAL_CRC_MspInit+0x40>)
- 8003854: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003858: 4a09 ldr r2, [pc, #36] @ (8003880 <HAL_CRC_MspInit+0x40>)
- 800385a: f443 2300 orr.w r3, r3, #524288 @ 0x80000
- 800385e: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003862: 4b07 ldr r3, [pc, #28] @ (8003880 <HAL_CRC_MspInit+0x40>)
- 8003864: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003868: f403 2300 and.w r3, r3, #524288 @ 0x80000
- 800386c: 60fb str r3, [r7, #12]
- 800386e: 68fb ldr r3, [r7, #12]
- /* USER CODE BEGIN CRC_MspInit 1 */
- /* USER CODE END CRC_MspInit 1 */
- }
- }
- 8003870: bf00 nop
- 8003872: 3714 adds r7, #20
- 8003874: 46bd mov sp, r7
- 8003876: f85d 7b04 ldr.w r7, [sp], #4
- 800387a: 4770 bx lr
- 800387c: 58024c00 .word 0x58024c00
- 8003880: 58024400 .word 0x58024400
- 08003884 <HAL_DAC_MspInit>:
- * This function configures the hardware resources used in this example
- * @param hdac: DAC handle pointer
- * @retval None
- */
- void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
- {
- 8003884: b580 push {r7, lr}
- 8003886: b08a sub sp, #40 @ 0x28
- 8003888: af00 add r7, sp, #0
- 800388a: 6078 str r0, [r7, #4]
- GPIO_InitTypeDef GPIO_InitStruct = {0};
- 800388c: f107 0314 add.w r3, r7, #20
- 8003890: 2200 movs r2, #0
- 8003892: 601a str r2, [r3, #0]
- 8003894: 605a str r2, [r3, #4]
- 8003896: 609a str r2, [r3, #8]
- 8003898: 60da str r2, [r3, #12]
- 800389a: 611a str r2, [r3, #16]
- if(hdac->Instance==DAC1)
- 800389c: 687b ldr r3, [r7, #4]
- 800389e: 681b ldr r3, [r3, #0]
- 80038a0: 4a1c ldr r2, [pc, #112] @ (8003914 <HAL_DAC_MspInit+0x90>)
- 80038a2: 4293 cmp r3, r2
- 80038a4: d131 bne.n 800390a <HAL_DAC_MspInit+0x86>
- {
- /* USER CODE BEGIN DAC1_MspInit 0 */
- /* USER CODE END DAC1_MspInit 0 */
- /* Peripheral clock enable */
- __HAL_RCC_DAC12_CLK_ENABLE();
- 80038a6: 4b1c ldr r3, [pc, #112] @ (8003918 <HAL_DAC_MspInit+0x94>)
- 80038a8: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 80038ac: 4a1a ldr r2, [pc, #104] @ (8003918 <HAL_DAC_MspInit+0x94>)
- 80038ae: f043 5300 orr.w r3, r3, #536870912 @ 0x20000000
- 80038b2: f8c2 30e8 str.w r3, [r2, #232] @ 0xe8
- 80038b6: 4b18 ldr r3, [pc, #96] @ (8003918 <HAL_DAC_MspInit+0x94>)
- 80038b8: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 80038bc: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 80038c0: 613b str r3, [r7, #16]
- 80038c2: 693b ldr r3, [r7, #16]
- __HAL_RCC_GPIOA_CLK_ENABLE();
- 80038c4: 4b14 ldr r3, [pc, #80] @ (8003918 <HAL_DAC_MspInit+0x94>)
- 80038c6: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80038ca: 4a13 ldr r2, [pc, #76] @ (8003918 <HAL_DAC_MspInit+0x94>)
- 80038cc: f043 0301 orr.w r3, r3, #1
- 80038d0: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 80038d4: 4b10 ldr r3, [pc, #64] @ (8003918 <HAL_DAC_MspInit+0x94>)
- 80038d6: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 80038da: f003 0301 and.w r3, r3, #1
- 80038de: 60fb str r3, [r7, #12]
- 80038e0: 68fb ldr r3, [r7, #12]
- /**DAC1 GPIO Configuration
- PA4 ------> DAC1_OUT1
- PA5 ------> DAC1_OUT2
- */
- GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
- 80038e2: 2330 movs r3, #48 @ 0x30
- 80038e4: 617b str r3, [r7, #20]
- GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
- 80038e6: 2303 movs r3, #3
- 80038e8: 61bb str r3, [r7, #24]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 80038ea: 2300 movs r3, #0
- 80038ec: 61fb str r3, [r7, #28]
- HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
- 80038ee: f107 0314 add.w r3, r7, #20
- 80038f2: 4619 mov r1, r3
- 80038f4: 4809 ldr r0, [pc, #36] @ (800391c <HAL_DAC_MspInit+0x98>)
- 80038f6: f006 ff49 bl 800a78c <HAL_GPIO_Init>
- /* DAC1 interrupt Init */
- HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
- 80038fa: 2200 movs r2, #0
- 80038fc: 2105 movs r1, #5
- 80038fe: 2036 movs r0, #54 @ 0x36
- 8003900: f003 fc12 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
- 8003904: 2036 movs r0, #54 @ 0x36
- 8003906: f003 fc29 bl 800715c <HAL_NVIC_EnableIRQ>
- /* USER CODE BEGIN DAC1_MspInit 1 */
- /* USER CODE END DAC1_MspInit 1 */
- }
- }
- 800390a: bf00 nop
- 800390c: 3728 adds r7, #40 @ 0x28
- 800390e: 46bd mov sp, r7
- 8003910: bd80 pop {r7, pc}
- 8003912: bf00 nop
- 8003914: 40007400 .word 0x40007400
- 8003918: 58024400 .word 0x58024400
- 800391c: 58020000 .word 0x58020000
- 08003920 <HAL_RNG_MspInit>:
- * This function configures the hardware resources used in this example
- * @param hrng: RNG handle pointer
- * @retval None
- */
- void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
- {
- 8003920: b580 push {r7, lr}
- 8003922: b0b4 sub sp, #208 @ 0xd0
- 8003924: af00 add r7, sp, #0
- 8003926: 6078 str r0, [r7, #4]
- RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
- 8003928: f107 0310 add.w r3, r7, #16
- 800392c: 22c0 movs r2, #192 @ 0xc0
- 800392e: 2100 movs r1, #0
- 8003930: 4618 mov r0, r3
- 8003932: f014 f910 bl 8017b56 <memset>
- if(hrng->Instance==RNG)
- 8003936: 687b ldr r3, [r7, #4]
- 8003938: 681b ldr r3, [r3, #0]
- 800393a: 4a14 ldr r2, [pc, #80] @ (800398c <HAL_RNG_MspInit+0x6c>)
- 800393c: 4293 cmp r3, r2
- 800393e: d121 bne.n 8003984 <HAL_RNG_MspInit+0x64>
- /* USER CODE END RNG_MspInit 0 */
- /** Initializes the peripherals clock
- */
- PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
- 8003940: f44f 3200 mov.w r2, #131072 @ 0x20000
- 8003944: f04f 0300 mov.w r3, #0
- 8003948: e9c7 2304 strd r2, r3, [r7, #16]
- PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
- 800394c: 2300 movs r3, #0
- 800394e: f8c7 3090 str.w r3, [r7, #144] @ 0x90
- if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
- 8003952: f107 0310 add.w r3, r7, #16
- 8003956: 4618 mov r0, r3
- 8003958: f008 faa0 bl 800be9c <HAL_RCCEx_PeriphCLKConfig>
- 800395c: 4603 mov r3, r0
- 800395e: 2b00 cmp r3, #0
- 8003960: d001 beq.n 8003966 <HAL_RNG_MspInit+0x46>
- {
- Error_Handler();
- 8003962: f7fe fa55 bl 8001e10 <Error_Handler>
- }
- /* Peripheral clock enable */
- __HAL_RCC_RNG_CLK_ENABLE();
- 8003966: 4b0a ldr r3, [pc, #40] @ (8003990 <HAL_RNG_MspInit+0x70>)
- 8003968: f8d3 30dc ldr.w r3, [r3, #220] @ 0xdc
- 800396c: 4a08 ldr r2, [pc, #32] @ (8003990 <HAL_RNG_MspInit+0x70>)
- 800396e: f043 0340 orr.w r3, r3, #64 @ 0x40
- 8003972: f8c2 30dc str.w r3, [r2, #220] @ 0xdc
- 8003976: 4b06 ldr r3, [pc, #24] @ (8003990 <HAL_RNG_MspInit+0x70>)
- 8003978: f8d3 30dc ldr.w r3, [r3, #220] @ 0xdc
- 800397c: f003 0340 and.w r3, r3, #64 @ 0x40
- 8003980: 60fb str r3, [r7, #12]
- 8003982: 68fb ldr r3, [r7, #12]
- /* USER CODE BEGIN RNG_MspInit 1 */
- /* USER CODE END RNG_MspInit 1 */
- }
- }
- 8003984: bf00 nop
- 8003986: 37d0 adds r7, #208 @ 0xd0
- 8003988: 46bd mov sp, r7
- 800398a: bd80 pop {r7, pc}
- 800398c: 48021800 .word 0x48021800
- 8003990: 58024400 .word 0x58024400
- 08003994 <HAL_TIM_PWM_MspInit>:
- * This function configures the hardware resources used in this example
- * @param htim_pwm: TIM_PWM handle pointer
- * @retval None
- */
- void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
- {
- 8003994: b480 push {r7}
- 8003996: b085 sub sp, #20
- 8003998: af00 add r7, sp, #0
- 800399a: 6078 str r0, [r7, #4]
- if(htim_pwm->Instance==TIM1)
- 800399c: 687b ldr r3, [r7, #4]
- 800399e: 681b ldr r3, [r3, #0]
- 80039a0: 4a16 ldr r2, [pc, #88] @ (80039fc <HAL_TIM_PWM_MspInit+0x68>)
- 80039a2: 4293 cmp r3, r2
- 80039a4: d10f bne.n 80039c6 <HAL_TIM_PWM_MspInit+0x32>
- {
- /* USER CODE BEGIN TIM1_MspInit 0 */
- /* USER CODE END TIM1_MspInit 0 */
- /* Peripheral clock enable */
- __HAL_RCC_TIM1_CLK_ENABLE();
- 80039a6: 4b16 ldr r3, [pc, #88] @ (8003a00 <HAL_TIM_PWM_MspInit+0x6c>)
- 80039a8: f8d3 30f0 ldr.w r3, [r3, #240] @ 0xf0
- 80039ac: 4a14 ldr r2, [pc, #80] @ (8003a00 <HAL_TIM_PWM_MspInit+0x6c>)
- 80039ae: f043 0301 orr.w r3, r3, #1
- 80039b2: f8c2 30f0 str.w r3, [r2, #240] @ 0xf0
- 80039b6: 4b12 ldr r3, [pc, #72] @ (8003a00 <HAL_TIM_PWM_MspInit+0x6c>)
- 80039b8: f8d3 30f0 ldr.w r3, [r3, #240] @ 0xf0
- 80039bc: f003 0301 and.w r3, r3, #1
- 80039c0: 60fb str r3, [r7, #12]
- 80039c2: 68fb ldr r3, [r7, #12]
- /* USER CODE BEGIN TIM3_MspInit 1 */
- /* USER CODE END TIM3_MspInit 1 */
- }
- }
- 80039c4: e013 b.n 80039ee <HAL_TIM_PWM_MspInit+0x5a>
- else if(htim_pwm->Instance==TIM3)
- 80039c6: 687b ldr r3, [r7, #4]
- 80039c8: 681b ldr r3, [r3, #0]
- 80039ca: 4a0e ldr r2, [pc, #56] @ (8003a04 <HAL_TIM_PWM_MspInit+0x70>)
- 80039cc: 4293 cmp r3, r2
- 80039ce: d10e bne.n 80039ee <HAL_TIM_PWM_MspInit+0x5a>
- __HAL_RCC_TIM3_CLK_ENABLE();
- 80039d0: 4b0b ldr r3, [pc, #44] @ (8003a00 <HAL_TIM_PWM_MspInit+0x6c>)
- 80039d2: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 80039d6: 4a0a ldr r2, [pc, #40] @ (8003a00 <HAL_TIM_PWM_MspInit+0x6c>)
- 80039d8: f043 0302 orr.w r3, r3, #2
- 80039dc: f8c2 30e8 str.w r3, [r2, #232] @ 0xe8
- 80039e0: 4b07 ldr r3, [pc, #28] @ (8003a00 <HAL_TIM_PWM_MspInit+0x6c>)
- 80039e2: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 80039e6: f003 0302 and.w r3, r3, #2
- 80039ea: 60bb str r3, [r7, #8]
- 80039ec: 68bb ldr r3, [r7, #8]
- }
- 80039ee: bf00 nop
- 80039f0: 3714 adds r7, #20
- 80039f2: 46bd mov sp, r7
- 80039f4: f85d 7b04 ldr.w r7, [sp], #4
- 80039f8: 4770 bx lr
- 80039fa: bf00 nop
- 80039fc: 40010000 .word 0x40010000
- 8003a00: 58024400 .word 0x58024400
- 8003a04: 40000400 .word 0x40000400
- 08003a08 <HAL_TIM_Base_MspInit>:
- * This function configures the hardware resources used in this example
- * @param htim_base: TIM_Base handle pointer
- * @retval None
- */
- void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
- {
- 8003a08: b580 push {r7, lr}
- 8003a0a: b08c sub sp, #48 @ 0x30
- 8003a0c: af00 add r7, sp, #0
- 8003a0e: 6078 str r0, [r7, #4]
- GPIO_InitTypeDef GPIO_InitStruct = {0};
- 8003a10: f107 031c add.w r3, r7, #28
- 8003a14: 2200 movs r2, #0
- 8003a16: 601a str r2, [r3, #0]
- 8003a18: 605a str r2, [r3, #4]
- 8003a1a: 609a str r2, [r3, #8]
- 8003a1c: 60da str r2, [r3, #12]
- 8003a1e: 611a str r2, [r3, #16]
- if(htim_base->Instance==TIM2)
- 8003a20: 687b ldr r3, [r7, #4]
- 8003a22: 681b ldr r3, [r3, #0]
- 8003a24: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 8003a28: d137 bne.n 8003a9a <HAL_TIM_Base_MspInit+0x92>
- {
- /* USER CODE BEGIN TIM2_MspInit 0 */
- /* USER CODE END TIM2_MspInit 0 */
- /* Peripheral clock enable */
- __HAL_RCC_TIM2_CLK_ENABLE();
- 8003a2a: 4b3c ldr r3, [pc, #240] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003a2c: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003a30: 4a3a ldr r2, [pc, #232] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003a32: f043 0301 orr.w r3, r3, #1
- 8003a36: f8c2 30e8 str.w r3, [r2, #232] @ 0xe8
- 8003a3a: 4b38 ldr r3, [pc, #224] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003a3c: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003a40: f003 0301 and.w r3, r3, #1
- 8003a44: 61bb str r3, [r7, #24]
- 8003a46: 69bb ldr r3, [r7, #24]
- __HAL_RCC_GPIOB_CLK_ENABLE();
- 8003a48: 4b34 ldr r3, [pc, #208] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003a4a: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003a4e: 4a33 ldr r2, [pc, #204] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003a50: f043 0302 orr.w r3, r3, #2
- 8003a54: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003a58: 4b30 ldr r3, [pc, #192] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003a5a: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003a5e: f003 0302 and.w r3, r3, #2
- 8003a62: 617b str r3, [r7, #20]
- 8003a64: 697b ldr r3, [r7, #20]
- /**TIM2 GPIO Configuration
- PB10 ------> TIM2_CH3
- PB11 ------> TIM2_CH4
- */
- GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
- 8003a66: f44f 6340 mov.w r3, #3072 @ 0xc00
- 8003a6a: 61fb str r3, [r7, #28]
- GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
- 8003a6c: 2302 movs r3, #2
- 8003a6e: 623b str r3, [r7, #32]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003a70: 2300 movs r3, #0
- 8003a72: 627b str r3, [r7, #36] @ 0x24
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- 8003a74: 2300 movs r3, #0
- 8003a76: 62bb str r3, [r7, #40] @ 0x28
- GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
- 8003a78: 2301 movs r3, #1
- 8003a7a: 62fb str r3, [r7, #44] @ 0x2c
- HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
- 8003a7c: f107 031c add.w r3, r7, #28
- 8003a80: 4619 mov r1, r3
- 8003a82: 4827 ldr r0, [pc, #156] @ (8003b20 <HAL_TIM_Base_MspInit+0x118>)
- 8003a84: f006 fe82 bl 800a78c <HAL_GPIO_Init>
- /* TIM2 interrupt Init */
- HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
- 8003a88: 2200 movs r2, #0
- 8003a8a: 2105 movs r1, #5
- 8003a8c: 201c movs r0, #28
- 8003a8e: f003 fb4b bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(TIM2_IRQn);
- 8003a92: 201c movs r0, #28
- 8003a94: f003 fb62 bl 800715c <HAL_NVIC_EnableIRQ>
- /* USER CODE BEGIN TIM4_MspInit 1 */
- /* USER CODE END TIM4_MspInit 1 */
- }
- }
- 8003a98: e03b b.n 8003b12 <HAL_TIM_Base_MspInit+0x10a>
- else if(htim_base->Instance==TIM4)
- 8003a9a: 687b ldr r3, [r7, #4]
- 8003a9c: 681b ldr r3, [r3, #0]
- 8003a9e: 4a21 ldr r2, [pc, #132] @ (8003b24 <HAL_TIM_Base_MspInit+0x11c>)
- 8003aa0: 4293 cmp r3, r2
- 8003aa2: d136 bne.n 8003b12 <HAL_TIM_Base_MspInit+0x10a>
- __HAL_RCC_TIM4_CLK_ENABLE();
- 8003aa4: 4b1d ldr r3, [pc, #116] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003aa6: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003aaa: 4a1c ldr r2, [pc, #112] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003aac: f043 0304 orr.w r3, r3, #4
- 8003ab0: f8c2 30e8 str.w r3, [r2, #232] @ 0xe8
- 8003ab4: 4b19 ldr r3, [pc, #100] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003ab6: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003aba: f003 0304 and.w r3, r3, #4
- 8003abe: 613b str r3, [r7, #16]
- 8003ac0: 693b ldr r3, [r7, #16]
- __HAL_RCC_GPIOD_CLK_ENABLE();
- 8003ac2: 4b16 ldr r3, [pc, #88] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003ac4: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003ac8: 4a14 ldr r2, [pc, #80] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003aca: f043 0308 orr.w r3, r3, #8
- 8003ace: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003ad2: 4b12 ldr r3, [pc, #72] @ (8003b1c <HAL_TIM_Base_MspInit+0x114>)
- 8003ad4: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003ad8: f003 0308 and.w r3, r3, #8
- 8003adc: 60fb str r3, [r7, #12]
- 8003ade: 68fb ldr r3, [r7, #12]
- GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
- 8003ae0: f44f 4340 mov.w r3, #49152 @ 0xc000
- 8003ae4: 61fb str r3, [r7, #28]
- GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
- 8003ae6: 2302 movs r3, #2
- 8003ae8: 623b str r3, [r7, #32]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003aea: 2300 movs r3, #0
- 8003aec: 627b str r3, [r7, #36] @ 0x24
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- 8003aee: 2300 movs r3, #0
- 8003af0: 62bb str r3, [r7, #40] @ 0x28
- GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
- 8003af2: 2302 movs r3, #2
- 8003af4: 62fb str r3, [r7, #44] @ 0x2c
- HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
- 8003af6: f107 031c add.w r3, r7, #28
- 8003afa: 4619 mov r1, r3
- 8003afc: 480a ldr r0, [pc, #40] @ (8003b28 <HAL_TIM_Base_MspInit+0x120>)
- 8003afe: f006 fe45 bl 800a78c <HAL_GPIO_Init>
- HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
- 8003b02: 2200 movs r2, #0
- 8003b04: 2105 movs r1, #5
- 8003b06: 201e movs r0, #30
- 8003b08: f003 fb0e bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(TIM4_IRQn);
- 8003b0c: 201e movs r0, #30
- 8003b0e: f003 fb25 bl 800715c <HAL_NVIC_EnableIRQ>
- }
- 8003b12: bf00 nop
- 8003b14: 3730 adds r7, #48 @ 0x30
- 8003b16: 46bd mov sp, r7
- 8003b18: bd80 pop {r7, pc}
- 8003b1a: bf00 nop
- 8003b1c: 58024400 .word 0x58024400
- 8003b20: 58020400 .word 0x58020400
- 8003b24: 40000800 .word 0x40000800
- 8003b28: 58020c00 .word 0x58020c00
- 08003b2c <HAL_TIM_MspPostInit>:
- void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
- {
- 8003b2c: b580 push {r7, lr}
- 8003b2e: b08a sub sp, #40 @ 0x28
- 8003b30: af00 add r7, sp, #0
- 8003b32: 6078 str r0, [r7, #4]
- GPIO_InitTypeDef GPIO_InitStruct = {0};
- 8003b34: f107 0314 add.w r3, r7, #20
- 8003b38: 2200 movs r2, #0
- 8003b3a: 601a str r2, [r3, #0]
- 8003b3c: 605a str r2, [r3, #4]
- 8003b3e: 609a str r2, [r3, #8]
- 8003b40: 60da str r2, [r3, #12]
- 8003b42: 611a str r2, [r3, #16]
- if(htim->Instance==TIM1)
- 8003b44: 687b ldr r3, [r7, #4]
- 8003b46: 681b ldr r3, [r3, #0]
- 8003b48: 4a26 ldr r2, [pc, #152] @ (8003be4 <HAL_TIM_MspPostInit+0xb8>)
- 8003b4a: 4293 cmp r3, r2
- 8003b4c: d120 bne.n 8003b90 <HAL_TIM_MspPostInit+0x64>
- {
- /* USER CODE BEGIN TIM1_MspPostInit 0 */
- /* USER CODE END TIM1_MspPostInit 0 */
- __HAL_RCC_GPIOA_CLK_ENABLE();
- 8003b4e: 4b26 ldr r3, [pc, #152] @ (8003be8 <HAL_TIM_MspPostInit+0xbc>)
- 8003b50: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003b54: 4a24 ldr r2, [pc, #144] @ (8003be8 <HAL_TIM_MspPostInit+0xbc>)
- 8003b56: f043 0301 orr.w r3, r3, #1
- 8003b5a: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003b5e: 4b22 ldr r3, [pc, #136] @ (8003be8 <HAL_TIM_MspPostInit+0xbc>)
- 8003b60: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003b64: f003 0301 and.w r3, r3, #1
- 8003b68: 613b str r3, [r7, #16]
- 8003b6a: 693b ldr r3, [r7, #16]
- /**TIM1 GPIO Configuration
- PA9 ------> TIM1_CH2
- */
- GPIO_InitStruct.Pin = GPIO_PIN_9;
- 8003b6c: f44f 7300 mov.w r3, #512 @ 0x200
- 8003b70: 617b str r3, [r7, #20]
- GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
- 8003b72: 2302 movs r3, #2
- 8003b74: 61bb str r3, [r7, #24]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003b76: 2300 movs r3, #0
- 8003b78: 61fb str r3, [r7, #28]
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- 8003b7a: 2300 movs r3, #0
- 8003b7c: 623b str r3, [r7, #32]
- GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
- 8003b7e: 2301 movs r3, #1
- 8003b80: 627b str r3, [r7, #36] @ 0x24
- HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
- 8003b82: f107 0314 add.w r3, r7, #20
- 8003b86: 4619 mov r1, r3
- 8003b88: 4818 ldr r0, [pc, #96] @ (8003bec <HAL_TIM_MspPostInit+0xc0>)
- 8003b8a: f006 fdff bl 800a78c <HAL_GPIO_Init>
- /* USER CODE BEGIN TIM3_MspPostInit 1 */
- /* USER CODE END TIM3_MspPostInit 1 */
- }
- }
- 8003b8e: e024 b.n 8003bda <HAL_TIM_MspPostInit+0xae>
- else if(htim->Instance==TIM3)
- 8003b90: 687b ldr r3, [r7, #4]
- 8003b92: 681b ldr r3, [r3, #0]
- 8003b94: 4a16 ldr r2, [pc, #88] @ (8003bf0 <HAL_TIM_MspPostInit+0xc4>)
- 8003b96: 4293 cmp r3, r2
- 8003b98: d11f bne.n 8003bda <HAL_TIM_MspPostInit+0xae>
- __HAL_RCC_GPIOC_CLK_ENABLE();
- 8003b9a: 4b13 ldr r3, [pc, #76] @ (8003be8 <HAL_TIM_MspPostInit+0xbc>)
- 8003b9c: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003ba0: 4a11 ldr r2, [pc, #68] @ (8003be8 <HAL_TIM_MspPostInit+0xbc>)
- 8003ba2: f043 0304 orr.w r3, r3, #4
- 8003ba6: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003baa: 4b0f ldr r3, [pc, #60] @ (8003be8 <HAL_TIM_MspPostInit+0xbc>)
- 8003bac: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003bb0: f003 0304 and.w r3, r3, #4
- 8003bb4: 60fb str r3, [r7, #12]
- 8003bb6: 68fb ldr r3, [r7, #12]
- GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
- 8003bb8: f44f 7370 mov.w r3, #960 @ 0x3c0
- 8003bbc: 617b str r3, [r7, #20]
- GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
- 8003bbe: 2302 movs r3, #2
- 8003bc0: 61bb str r3, [r7, #24]
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003bc2: 2300 movs r3, #0
- 8003bc4: 61fb str r3, [r7, #28]
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
- 8003bc6: 2301 movs r3, #1
- 8003bc8: 623b str r3, [r7, #32]
- GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
- 8003bca: 2302 movs r3, #2
- 8003bcc: 627b str r3, [r7, #36] @ 0x24
- HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
- 8003bce: f107 0314 add.w r3, r7, #20
- 8003bd2: 4619 mov r1, r3
- 8003bd4: 4807 ldr r0, [pc, #28] @ (8003bf4 <HAL_TIM_MspPostInit+0xc8>)
- 8003bd6: f006 fdd9 bl 800a78c <HAL_GPIO_Init>
- }
- 8003bda: bf00 nop
- 8003bdc: 3728 adds r7, #40 @ 0x28
- 8003bde: 46bd mov sp, r7
- 8003be0: bd80 pop {r7, pc}
- 8003be2: bf00 nop
- 8003be4: 40010000 .word 0x40010000
- 8003be8: 58024400 .word 0x58024400
- 8003bec: 58020000 .word 0x58020000
- 8003bf0: 40000400 .word 0x40000400
- 8003bf4: 58020800 .word 0x58020800
- 08003bf8 <HAL_UART_MspInit>:
- * This function configures the hardware resources used in this example
- * @param huart: UART handle pointer
- * @retval None
- */
- void HAL_UART_MspInit(UART_HandleTypeDef* huart)
- {
- 8003bf8: b580 push {r7, lr}
- 8003bfa: b0bc sub sp, #240 @ 0xf0
- 8003bfc: af00 add r7, sp, #0
- 8003bfe: 6078 str r0, [r7, #4]
- GPIO_InitTypeDef GPIO_InitStruct = {0};
- 8003c00: f107 03dc add.w r3, r7, #220 @ 0xdc
- 8003c04: 2200 movs r2, #0
- 8003c06: 601a str r2, [r3, #0]
- 8003c08: 605a str r2, [r3, #4]
- 8003c0a: 609a str r2, [r3, #8]
- 8003c0c: 60da str r2, [r3, #12]
- 8003c0e: 611a str r2, [r3, #16]
- RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
- 8003c10: f107 0318 add.w r3, r7, #24
- 8003c14: 22c0 movs r2, #192 @ 0xc0
- 8003c16: 2100 movs r1, #0
- 8003c18: 4618 mov r0, r3
- 8003c1a: f013 ff9c bl 8017b56 <memset>
- if(huart->Instance==UART8)
- 8003c1e: 687b ldr r3, [r7, #4]
- 8003c20: 681b ldr r3, [r3, #0]
- 8003c22: 4a55 ldr r2, [pc, #340] @ (8003d78 <HAL_UART_MspInit+0x180>)
- 8003c24: 4293 cmp r3, r2
- 8003c26: d14e bne.n 8003cc6 <HAL_UART_MspInit+0xce>
- /* USER CODE END UART8_MspInit 0 */
- /** Initializes the peripherals clock
- */
- PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
- 8003c28: f04f 0202 mov.w r2, #2
- 8003c2c: f04f 0300 mov.w r3, #0
- 8003c30: e9c7 2306 strd r2, r3, [r7, #24]
- PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
- 8003c34: 2300 movs r3, #0
- 8003c36: f8c7 3090 str.w r3, [r7, #144] @ 0x90
- if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
- 8003c3a: f107 0318 add.w r3, r7, #24
- 8003c3e: 4618 mov r0, r3
- 8003c40: f008 f92c bl 800be9c <HAL_RCCEx_PeriphCLKConfig>
- 8003c44: 4603 mov r3, r0
- 8003c46: 2b00 cmp r3, #0
- 8003c48: d001 beq.n 8003c4e <HAL_UART_MspInit+0x56>
- {
- Error_Handler();
- 8003c4a: f7fe f8e1 bl 8001e10 <Error_Handler>
- }
- /* Peripheral clock enable */
- __HAL_RCC_UART8_CLK_ENABLE();
- 8003c4e: 4b4b ldr r3, [pc, #300] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003c50: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003c54: 4a49 ldr r2, [pc, #292] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003c56: f043 4300 orr.w r3, r3, #2147483648 @ 0x80000000
- 8003c5a: f8c2 30e8 str.w r3, [r2, #232] @ 0xe8
- 8003c5e: 4b47 ldr r3, [pc, #284] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003c60: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003c64: f003 4300 and.w r3, r3, #2147483648 @ 0x80000000
- 8003c68: 617b str r3, [r7, #20]
- 8003c6a: 697b ldr r3, [r7, #20]
- __HAL_RCC_GPIOE_CLK_ENABLE();
- 8003c6c: 4b43 ldr r3, [pc, #268] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003c6e: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003c72: 4a42 ldr r2, [pc, #264] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003c74: f043 0310 orr.w r3, r3, #16
- 8003c78: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003c7c: 4b3f ldr r3, [pc, #252] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003c7e: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003c82: f003 0310 and.w r3, r3, #16
- 8003c86: 613b str r3, [r7, #16]
- 8003c88: 693b ldr r3, [r7, #16]
- /**UART8 GPIO Configuration
- PE0 ------> UART8_RX
- PE1 ------> UART8_TX
- */
- GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
- 8003c8a: 2303 movs r3, #3
- 8003c8c: f8c7 30dc str.w r3, [r7, #220] @ 0xdc
- GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
- 8003c90: 2302 movs r3, #2
- 8003c92: f8c7 30e0 str.w r3, [r7, #224] @ 0xe0
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003c96: 2300 movs r3, #0
- 8003c98: f8c7 30e4 str.w r3, [r7, #228] @ 0xe4
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- 8003c9c: 2300 movs r3, #0
- 8003c9e: f8c7 30e8 str.w r3, [r7, #232] @ 0xe8
- GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
- 8003ca2: 2308 movs r3, #8
- 8003ca4: f8c7 30ec str.w r3, [r7, #236] @ 0xec
- HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
- 8003ca8: f107 03dc add.w r3, r7, #220 @ 0xdc
- 8003cac: 4619 mov r1, r3
- 8003cae: 4834 ldr r0, [pc, #208] @ (8003d80 <HAL_UART_MspInit+0x188>)
- 8003cb0: f006 fd6c bl 800a78c <HAL_GPIO_Init>
- /* UART8 interrupt Init */
- HAL_NVIC_SetPriority(UART8_IRQn, 5, 0);
- 8003cb4: 2200 movs r2, #0
- 8003cb6: 2105 movs r1, #5
- 8003cb8: 2053 movs r0, #83 @ 0x53
- 8003cba: f003 fa35 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(UART8_IRQn);
- 8003cbe: 2053 movs r0, #83 @ 0x53
- 8003cc0: f003 fa4c bl 800715c <HAL_NVIC_EnableIRQ>
- /* USER CODE BEGIN USART1_MspInit 1 */
- /* USER CODE END USART1_MspInit 1 */
- }
- }
- 8003cc4: e053 b.n 8003d6e <HAL_UART_MspInit+0x176>
- else if(huart->Instance==USART1)
- 8003cc6: 687b ldr r3, [r7, #4]
- 8003cc8: 681b ldr r3, [r3, #0]
- 8003cca: 4a2e ldr r2, [pc, #184] @ (8003d84 <HAL_UART_MspInit+0x18c>)
- 8003ccc: 4293 cmp r3, r2
- 8003cce: d14e bne.n 8003d6e <HAL_UART_MspInit+0x176>
- PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
- 8003cd0: f04f 0201 mov.w r2, #1
- 8003cd4: f04f 0300 mov.w r3, #0
- 8003cd8: e9c7 2306 strd r2, r3, [r7, #24]
- PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
- 8003cdc: 2300 movs r3, #0
- 8003cde: f8c7 3094 str.w r3, [r7, #148] @ 0x94
- if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
- 8003ce2: f107 0318 add.w r3, r7, #24
- 8003ce6: 4618 mov r0, r3
- 8003ce8: f008 f8d8 bl 800be9c <HAL_RCCEx_PeriphCLKConfig>
- 8003cec: 4603 mov r3, r0
- 8003cee: 2b00 cmp r3, #0
- 8003cf0: d001 beq.n 8003cf6 <HAL_UART_MspInit+0xfe>
- Error_Handler();
- 8003cf2: f7fe f88d bl 8001e10 <Error_Handler>
- __HAL_RCC_USART1_CLK_ENABLE();
- 8003cf6: 4b21 ldr r3, [pc, #132] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003cf8: f8d3 30f0 ldr.w r3, [r3, #240] @ 0xf0
- 8003cfc: 4a1f ldr r2, [pc, #124] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003cfe: f043 0310 orr.w r3, r3, #16
- 8003d02: f8c2 30f0 str.w r3, [r2, #240] @ 0xf0
- 8003d06: 4b1d ldr r3, [pc, #116] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003d08: f8d3 30f0 ldr.w r3, [r3, #240] @ 0xf0
- 8003d0c: f003 0310 and.w r3, r3, #16
- 8003d10: 60fb str r3, [r7, #12]
- 8003d12: 68fb ldr r3, [r7, #12]
- __HAL_RCC_GPIOB_CLK_ENABLE();
- 8003d14: 4b19 ldr r3, [pc, #100] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003d16: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003d1a: 4a18 ldr r2, [pc, #96] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003d1c: f043 0302 orr.w r3, r3, #2
- 8003d20: f8c2 30e0 str.w r3, [r2, #224] @ 0xe0
- 8003d24: 4b15 ldr r3, [pc, #84] @ (8003d7c <HAL_UART_MspInit+0x184>)
- 8003d26: f8d3 30e0 ldr.w r3, [r3, #224] @ 0xe0
- 8003d2a: f003 0302 and.w r3, r3, #2
- 8003d2e: 60bb str r3, [r7, #8]
- 8003d30: 68bb ldr r3, [r7, #8]
- GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
- 8003d32: f44f 4340 mov.w r3, #49152 @ 0xc000
- 8003d36: f8c7 30dc str.w r3, [r7, #220] @ 0xdc
- GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
- 8003d3a: 2302 movs r3, #2
- 8003d3c: f8c7 30e0 str.w r3, [r7, #224] @ 0xe0
- GPIO_InitStruct.Pull = GPIO_NOPULL;
- 8003d40: 2300 movs r3, #0
- 8003d42: f8c7 30e4 str.w r3, [r7, #228] @ 0xe4
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- 8003d46: 2300 movs r3, #0
- 8003d48: f8c7 30e8 str.w r3, [r7, #232] @ 0xe8
- GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
- 8003d4c: 2304 movs r3, #4
- 8003d4e: f8c7 30ec str.w r3, [r7, #236] @ 0xec
- HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
- 8003d52: f107 03dc add.w r3, r7, #220 @ 0xdc
- 8003d56: 4619 mov r1, r3
- 8003d58: 480b ldr r0, [pc, #44] @ (8003d88 <HAL_UART_MspInit+0x190>)
- 8003d5a: f006 fd17 bl 800a78c <HAL_GPIO_Init>
- HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
- 8003d5e: 2200 movs r2, #0
- 8003d60: 2105 movs r1, #5
- 8003d62: 2025 movs r0, #37 @ 0x25
- 8003d64: f003 f9e0 bl 8007128 <HAL_NVIC_SetPriority>
- HAL_NVIC_EnableIRQ(USART1_IRQn);
- 8003d68: 2025 movs r0, #37 @ 0x25
- 8003d6a: f003 f9f7 bl 800715c <HAL_NVIC_EnableIRQ>
- }
- 8003d6e: bf00 nop
- 8003d70: 37f0 adds r7, #240 @ 0xf0
- 8003d72: 46bd mov sp, r7
- 8003d74: bd80 pop {r7, pc}
- 8003d76: bf00 nop
- 8003d78: 40007c00 .word 0x40007c00
- 8003d7c: 58024400 .word 0x58024400
- 8003d80: 58021000 .word 0x58021000
- 8003d84: 40011000 .word 0x40011000
- 8003d88: 58020400 .word 0x58020400
- 08003d8c <HAL_InitTick>:
- * reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
- * @param TickPriority: Tick interrupt priority.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
- {
- 8003d8c: b580 push {r7, lr}
- 8003d8e: b090 sub sp, #64 @ 0x40
- 8003d90: af00 add r7, sp, #0
- 8003d92: 6078 str r0, [r7, #4]
- uint32_t uwTimclock, uwAPB1Prescaler;
- uint32_t uwPrescalerValue;
- uint32_t pFLatency;
- /*Configure the TIM6 IRQ priority */
- if (TickPriority < (1UL << __NVIC_PRIO_BITS))
- 8003d94: 687b ldr r3, [r7, #4]
- 8003d96: 2b0f cmp r3, #15
- 8003d98: d827 bhi.n 8003dea <HAL_InitTick+0x5e>
- {
- HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
- 8003d9a: 2200 movs r2, #0
- 8003d9c: 6879 ldr r1, [r7, #4]
- 8003d9e: 2036 movs r0, #54 @ 0x36
- 8003da0: f003 f9c2 bl 8007128 <HAL_NVIC_SetPriority>
- /* Enable the TIM6 global Interrupt */
- HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
- 8003da4: 2036 movs r0, #54 @ 0x36
- 8003da6: f003 f9d9 bl 800715c <HAL_NVIC_EnableIRQ>
- uwTickPrio = TickPriority;
- 8003daa: 4a29 ldr r2, [pc, #164] @ (8003e50 <HAL_InitTick+0xc4>)
- 8003dac: 687b ldr r3, [r7, #4]
- 8003dae: 6013 str r3, [r2, #0]
- {
- return HAL_ERROR;
- }
- /* Enable TIM6 clock */
- __HAL_RCC_TIM6_CLK_ENABLE();
- 8003db0: 4b28 ldr r3, [pc, #160] @ (8003e54 <HAL_InitTick+0xc8>)
- 8003db2: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003db6: 4a27 ldr r2, [pc, #156] @ (8003e54 <HAL_InitTick+0xc8>)
- 8003db8: f043 0310 orr.w r3, r3, #16
- 8003dbc: f8c2 30e8 str.w r3, [r2, #232] @ 0xe8
- 8003dc0: 4b24 ldr r3, [pc, #144] @ (8003e54 <HAL_InitTick+0xc8>)
- 8003dc2: f8d3 30e8 ldr.w r3, [r3, #232] @ 0xe8
- 8003dc6: f003 0310 and.w r3, r3, #16
- 8003dca: 60fb str r3, [r7, #12]
- 8003dcc: 68fb ldr r3, [r7, #12]
- /* Get clock configuration */
- HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
- 8003dce: f107 0210 add.w r2, r7, #16
- 8003dd2: f107 0314 add.w r3, r7, #20
- 8003dd6: 4611 mov r1, r2
- 8003dd8: 4618 mov r0, r3
- 8003dda: f008 f81d bl 800be18 <HAL_RCC_GetClockConfig>
- /* Get APB1 prescaler */
- uwAPB1Prescaler = clkconfig.APB1CLKDivider;
- 8003dde: 6abb ldr r3, [r7, #40] @ 0x28
- 8003de0: 63bb str r3, [r7, #56] @ 0x38
- /* Compute TIM6 clock */
- if (uwAPB1Prescaler == RCC_HCLK_DIV1)
- 8003de2: 6bbb ldr r3, [r7, #56] @ 0x38
- 8003de4: 2b00 cmp r3, #0
- 8003de6: d106 bne.n 8003df6 <HAL_InitTick+0x6a>
- 8003de8: e001 b.n 8003dee <HAL_InitTick+0x62>
- return HAL_ERROR;
- 8003dea: 2301 movs r3, #1
- 8003dec: e02b b.n 8003e46 <HAL_InitTick+0xba>
- {
- uwTimclock = HAL_RCC_GetPCLK1Freq();
- 8003dee: f007 ffe7 bl 800bdc0 <HAL_RCC_GetPCLK1Freq>
- 8003df2: 63f8 str r0, [r7, #60] @ 0x3c
- 8003df4: e004 b.n 8003e00 <HAL_InitTick+0x74>
- }
- else
- {
- uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
- 8003df6: f007 ffe3 bl 800bdc0 <HAL_RCC_GetPCLK1Freq>
- 8003dfa: 4603 mov r3, r0
- 8003dfc: 005b lsls r3, r3, #1
- 8003dfe: 63fb str r3, [r7, #60] @ 0x3c
- }
- /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
- uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
- 8003e00: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8003e02: 4a15 ldr r2, [pc, #84] @ (8003e58 <HAL_InitTick+0xcc>)
- 8003e04: fba2 2303 umull r2, r3, r2, r3
- 8003e08: 0c9b lsrs r3, r3, #18
- 8003e0a: 3b01 subs r3, #1
- 8003e0c: 637b str r3, [r7, #52] @ 0x34
- /* Initialize TIM6 */
- htim6.Instance = TIM6;
- 8003e0e: 4b13 ldr r3, [pc, #76] @ (8003e5c <HAL_InitTick+0xd0>)
- 8003e10: 4a13 ldr r2, [pc, #76] @ (8003e60 <HAL_InitTick+0xd4>)
- 8003e12: 601a str r2, [r3, #0]
- + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
- + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
- + ClockDivision = 0
- + Counter direction = Up
- */
- htim6.Init.Period = (1000000U / 1000U) - 1U;
- 8003e14: 4b11 ldr r3, [pc, #68] @ (8003e5c <HAL_InitTick+0xd0>)
- 8003e16: f240 32e7 movw r2, #999 @ 0x3e7
- 8003e1a: 60da str r2, [r3, #12]
- htim6.Init.Prescaler = uwPrescalerValue;
- 8003e1c: 4a0f ldr r2, [pc, #60] @ (8003e5c <HAL_InitTick+0xd0>)
- 8003e1e: 6b7b ldr r3, [r7, #52] @ 0x34
- 8003e20: 6053 str r3, [r2, #4]
- htim6.Init.ClockDivision = 0;
- 8003e22: 4b0e ldr r3, [pc, #56] @ (8003e5c <HAL_InitTick+0xd0>)
- 8003e24: 2200 movs r2, #0
- 8003e26: 611a str r2, [r3, #16]
- htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
- 8003e28: 4b0c ldr r3, [pc, #48] @ (8003e5c <HAL_InitTick+0xd0>)
- 8003e2a: 2200 movs r2, #0
- 8003e2c: 609a str r2, [r3, #8]
- if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
- 8003e2e: 480b ldr r0, [pc, #44] @ (8003e5c <HAL_InitTick+0xd0>)
- 8003e30: f00a fd78 bl 800e924 <HAL_TIM_Base_Init>
- 8003e34: 4603 mov r3, r0
- 8003e36: 2b00 cmp r3, #0
- 8003e38: d104 bne.n 8003e44 <HAL_InitTick+0xb8>
- {
- /* Start the TIM time Base generation in interrupt mode */
- return HAL_TIM_Base_Start_IT(&htim6);
- 8003e3a: 4808 ldr r0, [pc, #32] @ (8003e5c <HAL_InitTick+0xd0>)
- 8003e3c: f00a fe3a bl 800eab4 <HAL_TIM_Base_Start_IT>
- 8003e40: 4603 mov r3, r0
- 8003e42: e000 b.n 8003e46 <HAL_InitTick+0xba>
- }
- /* Return function status */
- return HAL_ERROR;
- 8003e44: 2301 movs r3, #1
- }
- 8003e46: 4618 mov r0, r3
- 8003e48: 3740 adds r7, #64 @ 0x40
- 8003e4a: 46bd mov sp, r7
- 8003e4c: bd80 pop {r7, pc}
- 8003e4e: bf00 nop
- 8003e50: 2400003c .word 0x2400003c
- 8003e54: 58024400 .word 0x58024400
- 8003e58: 431bde83 .word 0x431bde83
- 8003e5c: 24000864 .word 0x24000864
- 8003e60: 40001000 .word 0x40001000
- 08003e64 <NMI_Handler>:
- /******************************************************************************/
- /**
- * @brief This function handles Non maskable interrupt.
- */
- void NMI_Handler(void)
- {
- 8003e64: b480 push {r7}
- 8003e66: af00 add r7, sp, #0
- /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
- /* USER CODE END NonMaskableInt_IRQn 0 */
- /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
- while (1)
- 8003e68: bf00 nop
- 8003e6a: e7fd b.n 8003e68 <NMI_Handler+0x4>
- 08003e6c <HardFault_Handler>:
- /**
- * @brief This function handles Hard fault interrupt.
- */
- void HardFault_Handler(void)
- {
- 8003e6c: b480 push {r7}
- 8003e6e: af00 add r7, sp, #0
- /* USER CODE BEGIN HardFault_IRQn 0 */
- /* USER CODE END HardFault_IRQn 0 */
- while (1)
- 8003e70: bf00 nop
- 8003e72: e7fd b.n 8003e70 <HardFault_Handler+0x4>
- 08003e74 <MemManage_Handler>:
- /**
- * @brief This function handles Memory management fault.
- */
- void MemManage_Handler(void)
- {
- 8003e74: b480 push {r7}
- 8003e76: af00 add r7, sp, #0
- /* USER CODE BEGIN MemoryManagement_IRQn 0 */
- /* USER CODE END MemoryManagement_IRQn 0 */
- while (1)
- 8003e78: bf00 nop
- 8003e7a: e7fd b.n 8003e78 <MemManage_Handler+0x4>
- 08003e7c <BusFault_Handler>:
- /**
- * @brief This function handles Pre-fetch fault, memory access fault.
- */
- void BusFault_Handler(void)
- {
- 8003e7c: b480 push {r7}
- 8003e7e: af00 add r7, sp, #0
- /* USER CODE BEGIN BusFault_IRQn 0 */
- /* USER CODE END BusFault_IRQn 0 */
- while (1)
- 8003e80: bf00 nop
- 8003e82: e7fd b.n 8003e80 <BusFault_Handler+0x4>
- 08003e84 <UsageFault_Handler>:
- /**
- * @brief This function handles Undefined instruction or illegal state.
- */
- void UsageFault_Handler(void)
- {
- 8003e84: b480 push {r7}
- 8003e86: af00 add r7, sp, #0
- /* USER CODE BEGIN UsageFault_IRQn 0 */
- /* USER CODE END UsageFault_IRQn 0 */
- while (1)
- 8003e88: bf00 nop
- 8003e8a: e7fd b.n 8003e88 <UsageFault_Handler+0x4>
- 08003e8c <DebugMon_Handler>:
- /**
- * @brief This function handles Debug monitor.
- */
- void DebugMon_Handler(void)
- {
- 8003e8c: b480 push {r7}
- 8003e8e: af00 add r7, sp, #0
- /* USER CODE END DebugMonitor_IRQn 0 */
- /* USER CODE BEGIN DebugMonitor_IRQn 1 */
- /* USER CODE END DebugMonitor_IRQn 1 */
- }
- 8003e90: bf00 nop
- 8003e92: 46bd mov sp, r7
- 8003e94: f85d 7b04 ldr.w r7, [sp], #4
- 8003e98: 4770 bx lr
- 08003e9a <RCC_IRQHandler>:
- /**
- * @brief This function handles RCC global interrupt.
- */
- void RCC_IRQHandler(void)
- {
- 8003e9a: b480 push {r7}
- 8003e9c: af00 add r7, sp, #0
- /* USER CODE END RCC_IRQn 0 */
- /* USER CODE BEGIN RCC_IRQn 1 */
- /* USER CODE END RCC_IRQn 1 */
- }
- 8003e9e: bf00 nop
- 8003ea0: 46bd mov sp, r7
- 8003ea2: f85d 7b04 ldr.w r7, [sp], #4
- 8003ea6: 4770 bx lr
- 08003ea8 <DMA1_Stream0_IRQHandler>:
- /**
- * @brief This function handles DMA1 stream0 global interrupt.
- */
- void DMA1_Stream0_IRQHandler(void)
- {
- 8003ea8: b580 push {r7, lr}
- 8003eaa: af00 add r7, sp, #0
- /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
- /* USER CODE END DMA1_Stream0_IRQn 0 */
- HAL_DMA_IRQHandler(&hdma_adc1);
- 8003eac: 4802 ldr r0, [pc, #8] @ (8003eb8 <DMA1_Stream0_IRQHandler+0x10>)
- 8003eae: f005 f95b bl 8009168 <HAL_DMA_IRQHandler>
- /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
- /* USER CODE END DMA1_Stream0_IRQn 1 */
- }
- 8003eb2: bf00 nop
- 8003eb4: bd80 pop {r7, pc}
- 8003eb6: bf00 nop
- 8003eb8: 2400026c .word 0x2400026c
- 08003ebc <DMA1_Stream1_IRQHandler>:
- /**
- * @brief This function handles DMA1 stream1 global interrupt.
- */
- void DMA1_Stream1_IRQHandler(void)
- {
- 8003ebc: b580 push {r7, lr}
- 8003ebe: af00 add r7, sp, #0
- /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
- /* USER CODE END DMA1_Stream1_IRQn 0 */
- HAL_DMA_IRQHandler(&hdma_adc2);
- 8003ec0: 4802 ldr r0, [pc, #8] @ (8003ecc <DMA1_Stream1_IRQHandler+0x10>)
- 8003ec2: f005 f951 bl 8009168 <HAL_DMA_IRQHandler>
- /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
- /* USER CODE END DMA1_Stream1_IRQn 1 */
- }
- 8003ec6: bf00 nop
- 8003ec8: bd80 pop {r7, pc}
- 8003eca: bf00 nop
- 8003ecc: 240002e4 .word 0x240002e4
- 08003ed0 <DMA1_Stream2_IRQHandler>:
- /**
- * @brief This function handles DMA1 stream2 global interrupt.
- */
- void DMA1_Stream2_IRQHandler(void)
- {
- 8003ed0: b580 push {r7, lr}
- 8003ed2: af00 add r7, sp, #0
- /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */
- /* USER CODE END DMA1_Stream2_IRQn 0 */
- HAL_DMA_IRQHandler(&hdma_adc3);
- 8003ed4: 4802 ldr r0, [pc, #8] @ (8003ee0 <DMA1_Stream2_IRQHandler+0x10>)
- 8003ed6: f005 f947 bl 8009168 <HAL_DMA_IRQHandler>
- /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */
- /* USER CODE END DMA1_Stream2_IRQn 1 */
- }
- 8003eda: bf00 nop
- 8003edc: bd80 pop {r7, pc}
- 8003ede: bf00 nop
- 8003ee0: 2400035c .word 0x2400035c
- 08003ee4 <EXTI9_5_IRQHandler>:
- /**
- * @brief This function handles EXTI line[9:5] interrupts.
- */
- void EXTI9_5_IRQHandler(void)
- {
- 8003ee4: b580 push {r7, lr}
- 8003ee6: af00 add r7, sp, #0
- /* USER CODE BEGIN EXTI9_5_IRQn 0 */
- /* USER CODE END EXTI9_5_IRQn 0 */
- HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
- 8003ee8: f44f 7080 mov.w r0, #256 @ 0x100
- 8003eec: f006 fe49 bl 800ab82 <HAL_GPIO_EXTI_IRQHandler>
- HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
- 8003ef0: f44f 7000 mov.w r0, #512 @ 0x200
- 8003ef4: f006 fe45 bl 800ab82 <HAL_GPIO_EXTI_IRQHandler>
- /* USER CODE BEGIN EXTI9_5_IRQn 1 */
- /* USER CODE END EXTI9_5_IRQn 1 */
- }
- 8003ef8: bf00 nop
- 8003efa: bd80 pop {r7, pc}
- 08003efc <TIM2_IRQHandler>:
- /**
- * @brief This function handles TIM2 global interrupt.
- */
- void TIM2_IRQHandler(void)
- {
- 8003efc: b580 push {r7, lr}
- 8003efe: af00 add r7, sp, #0
- /* USER CODE BEGIN TIM2_IRQn 0 */
- /* USER CODE END TIM2_IRQn 0 */
- HAL_TIM_IRQHandler(&htim2);
- 8003f00: 4802 ldr r0, [pc, #8] @ (8003f0c <TIM2_IRQHandler+0x10>)
- 8003f02: f00b f9fd bl 800f300 <HAL_TIM_IRQHandler>
- /* USER CODE BEGIN TIM2_IRQn 1 */
- /* USER CODE END TIM2_IRQn 1 */
- }
- 8003f06: bf00 nop
- 8003f08: bd80 pop {r7, pc}
- 8003f0a: bf00 nop
- 8003f0c: 24000498 .word 0x24000498
- 08003f10 <TIM4_IRQHandler>:
- /**
- * @brief This function handles TIM4 global interrupt.
- */
- void TIM4_IRQHandler(void)
- {
- 8003f10: b580 push {r7, lr}
- 8003f12: af00 add r7, sp, #0
- /* USER CODE BEGIN TIM4_IRQn 0 */
- /* USER CODE END TIM4_IRQn 0 */
- HAL_TIM_IRQHandler(&htim4);
- 8003f14: 4802 ldr r0, [pc, #8] @ (8003f20 <TIM4_IRQHandler+0x10>)
- 8003f16: f00b f9f3 bl 800f300 <HAL_TIM_IRQHandler>
- /* USER CODE BEGIN TIM4_IRQn 1 */
- /* USER CODE END TIM4_IRQn 1 */
- }
- 8003f1a: bf00 nop
- 8003f1c: bd80 pop {r7, pc}
- 8003f1e: bf00 nop
- 8003f20: 24000530 .word 0x24000530
- 08003f24 <USART1_IRQHandler>:
- /**
- * @brief This function handles USART1 global interrupt.
- */
- void USART1_IRQHandler(void)
- {
- 8003f24: b580 push {r7, lr}
- 8003f26: af00 add r7, sp, #0
- /* USER CODE BEGIN USART1_IRQn 0 */
- /* USER CODE END USART1_IRQn 0 */
- HAL_UART_IRQHandler(&huart1);
- 8003f28: 4802 ldr r0, [pc, #8] @ (8003f34 <USART1_IRQHandler+0x10>)
- 8003f2a: f00c fe3b bl 8010ba4 <HAL_UART_IRQHandler>
- /* USER CODE BEGIN USART1_IRQn 1 */
- /* USER CODE END USART1_IRQn 1 */
- }
- 8003f2e: bf00 nop
- 8003f30: bd80 pop {r7, pc}
- 8003f32: bf00 nop
- 8003f34: 24000610 .word 0x24000610
- 08003f38 <EXTI15_10_IRQHandler>:
- /**
- * @brief This function handles EXTI line[15:10] interrupts.
- */
- void EXTI15_10_IRQHandler(void)
- {
- 8003f38: b580 push {r7, lr}
- 8003f3a: af00 add r7, sp, #0
- /* USER CODE BEGIN EXTI15_10_IRQn 0 */
- /* USER CODE END EXTI15_10_IRQn 0 */
- HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
- 8003f3c: f44f 6080 mov.w r0, #1024 @ 0x400
- 8003f40: f006 fe1f bl 800ab82 <HAL_GPIO_EXTI_IRQHandler>
- HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
- 8003f44: f44f 6000 mov.w r0, #2048 @ 0x800
- 8003f48: f006 fe1b bl 800ab82 <HAL_GPIO_EXTI_IRQHandler>
- HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
- 8003f4c: f44f 5080 mov.w r0, #4096 @ 0x1000
- 8003f50: f006 fe17 bl 800ab82 <HAL_GPIO_EXTI_IRQHandler>
- HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
- 8003f54: f44f 5000 mov.w r0, #8192 @ 0x2000
- 8003f58: f006 fe13 bl 800ab82 <HAL_GPIO_EXTI_IRQHandler>
- /* USER CODE BEGIN EXTI15_10_IRQn 1 */
- /* USER CODE END EXTI15_10_IRQn 1 */
- }
- 8003f5c: bf00 nop
- 8003f5e: bd80 pop {r7, pc}
- 08003f60 <TIM6_DAC_IRQHandler>:
- /**
- * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
- */
- void TIM6_DAC_IRQHandler(void)
- {
- 8003f60: b580 push {r7, lr}
- 8003f62: af00 add r7, sp, #0
- /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
- /* USER CODE END TIM6_DAC_IRQn 0 */
- if (hdac1.State != HAL_DAC_STATE_RESET) {
- 8003f64: 4b06 ldr r3, [pc, #24] @ (8003f80 <TIM6_DAC_IRQHandler+0x20>)
- 8003f66: 791b ldrb r3, [r3, #4]
- 8003f68: b2db uxtb r3, r3
- 8003f6a: 2b00 cmp r3, #0
- 8003f6c: d002 beq.n 8003f74 <TIM6_DAC_IRQHandler+0x14>
- HAL_DAC_IRQHandler(&hdac1);
- 8003f6e: 4804 ldr r0, [pc, #16] @ (8003f80 <TIM6_DAC_IRQHandler+0x20>)
- 8003f70: f003 fbf9 bl 8007766 <HAL_DAC_IRQHandler>
- }
- HAL_TIM_IRQHandler(&htim6);
- 8003f74: 4803 ldr r0, [pc, #12] @ (8003f84 <TIM6_DAC_IRQHandler+0x24>)
- 8003f76: f00b f9c3 bl 800f300 <HAL_TIM_IRQHandler>
- /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
- /* USER CODE END TIM6_DAC_IRQn 1 */
- }
- 8003f7a: bf00 nop
- 8003f7c: bd80 pop {r7, pc}
- 8003f7e: bf00 nop
- 8003f80: 24000424 .word 0x24000424
- 8003f84: 24000864 .word 0x24000864
- 08003f88 <UART8_IRQHandler>:
- /**
- * @brief This function handles UART8 global interrupt.
- */
- void UART8_IRQHandler(void)
- {
- 8003f88: b580 push {r7, lr}
- 8003f8a: af00 add r7, sp, #0
- /* USER CODE BEGIN UART8_IRQn 0 */
- /* USER CODE END UART8_IRQn 0 */
- HAL_UART_IRQHandler(&huart8);
- 8003f8c: 4802 ldr r0, [pc, #8] @ (8003f98 <UART8_IRQHandler+0x10>)
- 8003f8e: f00c fe09 bl 8010ba4 <HAL_UART_IRQHandler>
- /* USER CODE BEGIN UART8_IRQn 1 */
- /* USER CODE END UART8_IRQn 1 */
- }
- 8003f92: bf00 nop
- 8003f94: bd80 pop {r7, pc}
- 8003f96: bf00 nop
- 8003f98: 2400057c .word 0x2400057c
- 08003f9c <_read>:
- _kill(status, -1);
- while (1) {} /* Make sure we hang here */
- }
- __attribute__((weak)) int _read(int file, char *ptr, int len)
- {
- 8003f9c: b580 push {r7, lr}
- 8003f9e: b086 sub sp, #24
- 8003fa0: af00 add r7, sp, #0
- 8003fa2: 60f8 str r0, [r7, #12]
- 8003fa4: 60b9 str r1, [r7, #8]
- 8003fa6: 607a str r2, [r7, #4]
- (void)file;
- int DataIdx;
- for (DataIdx = 0; DataIdx < len; DataIdx++)
- 8003fa8: 2300 movs r3, #0
- 8003faa: 617b str r3, [r7, #20]
- 8003fac: e00a b.n 8003fc4 <_read+0x28>
- {
- *ptr++ = __io_getchar();
- 8003fae: f3af 8000 nop.w
- 8003fb2: 4601 mov r1, r0
- 8003fb4: 68bb ldr r3, [r7, #8]
- 8003fb6: 1c5a adds r2, r3, #1
- 8003fb8: 60ba str r2, [r7, #8]
- 8003fba: b2ca uxtb r2, r1
- 8003fbc: 701a strb r2, [r3, #0]
- for (DataIdx = 0; DataIdx < len; DataIdx++)
- 8003fbe: 697b ldr r3, [r7, #20]
- 8003fc0: 3301 adds r3, #1
- 8003fc2: 617b str r3, [r7, #20]
- 8003fc4: 697a ldr r2, [r7, #20]
- 8003fc6: 687b ldr r3, [r7, #4]
- 8003fc8: 429a cmp r2, r3
- 8003fca: dbf0 blt.n 8003fae <_read+0x12>
- }
- return len;
- 8003fcc: 687b ldr r3, [r7, #4]
- }
- 8003fce: 4618 mov r0, r3
- 8003fd0: 3718 adds r7, #24
- 8003fd2: 46bd mov sp, r7
- 8003fd4: bd80 pop {r7, pc}
- 08003fd6 <_write>:
- __attribute__((weak)) int _write(int file, char *ptr, int len)
- {
- 8003fd6: b580 push {r7, lr}
- 8003fd8: b086 sub sp, #24
- 8003fda: af00 add r7, sp, #0
- 8003fdc: 60f8 str r0, [r7, #12]
- 8003fde: 60b9 str r1, [r7, #8]
- 8003fe0: 607a str r2, [r7, #4]
- (void)file;
- int DataIdx;
- for (DataIdx = 0; DataIdx < len; DataIdx++)
- 8003fe2: 2300 movs r3, #0
- 8003fe4: 617b str r3, [r7, #20]
- 8003fe6: e009 b.n 8003ffc <_write+0x26>
- {
- __io_putchar(*ptr++);
- 8003fe8: 68bb ldr r3, [r7, #8]
- 8003fea: 1c5a adds r2, r3, #1
- 8003fec: 60ba str r2, [r7, #8]
- 8003fee: 781b ldrb r3, [r3, #0]
- 8003ff0: 4618 mov r0, r3
- 8003ff2: f7fc fb49 bl 8000688 <__io_putchar>
- for (DataIdx = 0; DataIdx < len; DataIdx++)
- 8003ff6: 697b ldr r3, [r7, #20]
- 8003ff8: 3301 adds r3, #1
- 8003ffa: 617b str r3, [r7, #20]
- 8003ffc: 697a ldr r2, [r7, #20]
- 8003ffe: 687b ldr r3, [r7, #4]
- 8004000: 429a cmp r2, r3
- 8004002: dbf1 blt.n 8003fe8 <_write+0x12>
- }
- return len;
- 8004004: 687b ldr r3, [r7, #4]
- }
- 8004006: 4618 mov r0, r3
- 8004008: 3718 adds r7, #24
- 800400a: 46bd mov sp, r7
- 800400c: bd80 pop {r7, pc}
- 0800400e <_close>:
- int _close(int file)
- {
- 800400e: b480 push {r7}
- 8004010: b083 sub sp, #12
- 8004012: af00 add r7, sp, #0
- 8004014: 6078 str r0, [r7, #4]
- (void)file;
- return -1;
- 8004016: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- }
- 800401a: 4618 mov r0, r3
- 800401c: 370c adds r7, #12
- 800401e: 46bd mov sp, r7
- 8004020: f85d 7b04 ldr.w r7, [sp], #4
- 8004024: 4770 bx lr
- 08004026 <_fstat>:
- int _fstat(int file, struct stat *st)
- {
- 8004026: b480 push {r7}
- 8004028: b083 sub sp, #12
- 800402a: af00 add r7, sp, #0
- 800402c: 6078 str r0, [r7, #4]
- 800402e: 6039 str r1, [r7, #0]
- (void)file;
- st->st_mode = S_IFCHR;
- 8004030: 683b ldr r3, [r7, #0]
- 8004032: f44f 5200 mov.w r2, #8192 @ 0x2000
- 8004036: 605a str r2, [r3, #4]
- return 0;
- 8004038: 2300 movs r3, #0
- }
- 800403a: 4618 mov r0, r3
- 800403c: 370c adds r7, #12
- 800403e: 46bd mov sp, r7
- 8004040: f85d 7b04 ldr.w r7, [sp], #4
- 8004044: 4770 bx lr
- 08004046 <_isatty>:
- int _isatty(int file)
- {
- 8004046: b480 push {r7}
- 8004048: b083 sub sp, #12
- 800404a: af00 add r7, sp, #0
- 800404c: 6078 str r0, [r7, #4]
- (void)file;
- return 1;
- 800404e: 2301 movs r3, #1
- }
- 8004050: 4618 mov r0, r3
- 8004052: 370c adds r7, #12
- 8004054: 46bd mov sp, r7
- 8004056: f85d 7b04 ldr.w r7, [sp], #4
- 800405a: 4770 bx lr
- 0800405c <_lseek>:
- int _lseek(int file, int ptr, int dir)
- {
- 800405c: b480 push {r7}
- 800405e: b085 sub sp, #20
- 8004060: af00 add r7, sp, #0
- 8004062: 60f8 str r0, [r7, #12]
- 8004064: 60b9 str r1, [r7, #8]
- 8004066: 607a str r2, [r7, #4]
- (void)file;
- (void)ptr;
- (void)dir;
- return 0;
- 8004068: 2300 movs r3, #0
- }
- 800406a: 4618 mov r0, r3
- 800406c: 3714 adds r7, #20
- 800406e: 46bd mov sp, r7
- 8004070: f85d 7b04 ldr.w r7, [sp], #4
- 8004074: 4770 bx lr
- ...
- 08004078 <_sbrk>:
- *
- * @param incr Memory size
- * @return Pointer to allocated memory
- */
- void *_sbrk(ptrdiff_t incr)
- {
- 8004078: b580 push {r7, lr}
- 800407a: b086 sub sp, #24
- 800407c: af00 add r7, sp, #0
- 800407e: 6078 str r0, [r7, #4]
- extern uint8_t _end; /* Symbol defined in the linker script */
- extern uint8_t _estack; /* Symbol defined in the linker script */
- extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
- const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
- 8004080: 4a14 ldr r2, [pc, #80] @ (80040d4 <_sbrk+0x5c>)
- 8004082: 4b15 ldr r3, [pc, #84] @ (80040d8 <_sbrk+0x60>)
- 8004084: 1ad3 subs r3, r2, r3
- 8004086: 617b str r3, [r7, #20]
- const uint8_t *max_heap = (uint8_t *)stack_limit;
- 8004088: 697b ldr r3, [r7, #20]
- 800408a: 613b str r3, [r7, #16]
- uint8_t *prev_heap_end;
- /* Initialize heap end at first call */
- if (NULL == __sbrk_heap_end)
- 800408c: 4b13 ldr r3, [pc, #76] @ (80040dc <_sbrk+0x64>)
- 800408e: 681b ldr r3, [r3, #0]
- 8004090: 2b00 cmp r3, #0
- 8004092: d102 bne.n 800409a <_sbrk+0x22>
- {
- __sbrk_heap_end = &_end;
- 8004094: 4b11 ldr r3, [pc, #68] @ (80040dc <_sbrk+0x64>)
- 8004096: 4a12 ldr r2, [pc, #72] @ (80040e0 <_sbrk+0x68>)
- 8004098: 601a str r2, [r3, #0]
- }
- /* Protect heap from growing into the reserved MSP stack */
- if (__sbrk_heap_end + incr > max_heap)
- 800409a: 4b10 ldr r3, [pc, #64] @ (80040dc <_sbrk+0x64>)
- 800409c: 681a ldr r2, [r3, #0]
- 800409e: 687b ldr r3, [r7, #4]
- 80040a0: 4413 add r3, r2
- 80040a2: 693a ldr r2, [r7, #16]
- 80040a4: 429a cmp r2, r3
- 80040a6: d207 bcs.n 80040b8 <_sbrk+0x40>
- {
- errno = ENOMEM;
- 80040a8: f013 fdfa bl 8017ca0 <__errno>
- 80040ac: 4603 mov r3, r0
- 80040ae: 220c movs r2, #12
- 80040b0: 601a str r2, [r3, #0]
- return (void *)-1;
- 80040b2: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 80040b6: e009 b.n 80040cc <_sbrk+0x54>
- }
- prev_heap_end = __sbrk_heap_end;
- 80040b8: 4b08 ldr r3, [pc, #32] @ (80040dc <_sbrk+0x64>)
- 80040ba: 681b ldr r3, [r3, #0]
- 80040bc: 60fb str r3, [r7, #12]
- __sbrk_heap_end += incr;
- 80040be: 4b07 ldr r3, [pc, #28] @ (80040dc <_sbrk+0x64>)
- 80040c0: 681a ldr r2, [r3, #0]
- 80040c2: 687b ldr r3, [r7, #4]
- 80040c4: 4413 add r3, r2
- 80040c6: 4a05 ldr r2, [pc, #20] @ (80040dc <_sbrk+0x64>)
- 80040c8: 6013 str r3, [r2, #0]
- return (void *)prev_heap_end;
- 80040ca: 68fb ldr r3, [r7, #12]
- }
- 80040cc: 4618 mov r0, r3
- 80040ce: 3718 adds r7, #24
- 80040d0: 46bd mov sp, r7
- 80040d2: bd80 pop {r7, pc}
- 80040d4: 24060000 .word 0x24060000
- 80040d8: 00000400 .word 0x00000400
- 80040dc: 240008b0 .word 0x240008b0
- 80040e0: 24012de0 .word 0x24012de0
- 080040e4 <SystemInit>:
- * configuration.
- * @param None
- * @retval None
- */
- void SystemInit (void)
- {
- 80040e4: b480 push {r7}
- 80040e6: af00 add r7, sp, #0
- __IO uint32_t tmpreg;
- #endif /* DATA_IN_D2_SRAM */
- /* FPU settings ------------------------------------------------------------*/
- #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
- SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2))); /* set CP10 and CP11 Full Access */
- 80040e8: 4b37 ldr r3, [pc, #220] @ (80041c8 <SystemInit+0xe4>)
- 80040ea: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 80040ee: 4a36 ldr r2, [pc, #216] @ (80041c8 <SystemInit+0xe4>)
- 80040f0: f443 0370 orr.w r3, r3, #15728640 @ 0xf00000
- 80040f4: f8c2 3088 str.w r3, [r2, #136] @ 0x88
- #endif
- /* Reset the RCC clock configuration to the default reset state ------------*/
- /* Increasing the CPU frequency */
- if(FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
- 80040f8: 4b34 ldr r3, [pc, #208] @ (80041cc <SystemInit+0xe8>)
- 80040fa: 681b ldr r3, [r3, #0]
- 80040fc: f003 030f and.w r3, r3, #15
- 8004100: 2b06 cmp r3, #6
- 8004102: d807 bhi.n 8004114 <SystemInit+0x30>
- {
- /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
- MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
- 8004104: 4b31 ldr r3, [pc, #196] @ (80041cc <SystemInit+0xe8>)
- 8004106: 681b ldr r3, [r3, #0]
- 8004108: f023 030f bic.w r3, r3, #15
- 800410c: 4a2f ldr r2, [pc, #188] @ (80041cc <SystemInit+0xe8>)
- 800410e: f043 0307 orr.w r3, r3, #7
- 8004112: 6013 str r3, [r2, #0]
- }
- /* Set HSION bit */
- RCC->CR |= RCC_CR_HSION;
- 8004114: 4b2e ldr r3, [pc, #184] @ (80041d0 <SystemInit+0xec>)
- 8004116: 681b ldr r3, [r3, #0]
- 8004118: 4a2d ldr r2, [pc, #180] @ (80041d0 <SystemInit+0xec>)
- 800411a: f043 0301 orr.w r3, r3, #1
- 800411e: 6013 str r3, [r2, #0]
- /* Reset CFGR register */
- RCC->CFGR = 0x00000000;
- 8004120: 4b2b ldr r3, [pc, #172] @ (80041d0 <SystemInit+0xec>)
- 8004122: 2200 movs r2, #0
- 8004124: 611a str r2, [r3, #16]
- /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
- RCC->CR &= 0xEAF6ED7FU;
- 8004126: 4b2a ldr r3, [pc, #168] @ (80041d0 <SystemInit+0xec>)
- 8004128: 681a ldr r2, [r3, #0]
- 800412a: 4929 ldr r1, [pc, #164] @ (80041d0 <SystemInit+0xec>)
- 800412c: 4b29 ldr r3, [pc, #164] @ (80041d4 <SystemInit+0xf0>)
- 800412e: 4013 ands r3, r2
- 8004130: 600b str r3, [r1, #0]
- /* Decreasing the number of wait states because of lower CPU frequency */
- if(FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
- 8004132: 4b26 ldr r3, [pc, #152] @ (80041cc <SystemInit+0xe8>)
- 8004134: 681b ldr r3, [r3, #0]
- 8004136: f003 0308 and.w r3, r3, #8
- 800413a: 2b00 cmp r3, #0
- 800413c: d007 beq.n 800414e <SystemInit+0x6a>
- {
- /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
- MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
- 800413e: 4b23 ldr r3, [pc, #140] @ (80041cc <SystemInit+0xe8>)
- 8004140: 681b ldr r3, [r3, #0]
- 8004142: f023 030f bic.w r3, r3, #15
- 8004146: 4a21 ldr r2, [pc, #132] @ (80041cc <SystemInit+0xe8>)
- 8004148: f043 0307 orr.w r3, r3, #7
- 800414c: 6013 str r3, [r2, #0]
- }
- #if defined(D3_SRAM_BASE)
- /* Reset D1CFGR register */
- RCC->D1CFGR = 0x00000000;
- 800414e: 4b20 ldr r3, [pc, #128] @ (80041d0 <SystemInit+0xec>)
- 8004150: 2200 movs r2, #0
- 8004152: 619a str r2, [r3, #24]
- /* Reset D2CFGR register */
- RCC->D2CFGR = 0x00000000;
- 8004154: 4b1e ldr r3, [pc, #120] @ (80041d0 <SystemInit+0xec>)
- 8004156: 2200 movs r2, #0
- 8004158: 61da str r2, [r3, #28]
- /* Reset D3CFGR register */
- RCC->D3CFGR = 0x00000000;
- 800415a: 4b1d ldr r3, [pc, #116] @ (80041d0 <SystemInit+0xec>)
- 800415c: 2200 movs r2, #0
- 800415e: 621a str r2, [r3, #32]
- /* Reset SRDCFGR register */
- RCC->SRDCFGR = 0x00000000;
- #endif
- /* Reset PLLCKSELR register */
- RCC->PLLCKSELR = 0x02020200;
- 8004160: 4b1b ldr r3, [pc, #108] @ (80041d0 <SystemInit+0xec>)
- 8004162: 4a1d ldr r2, [pc, #116] @ (80041d8 <SystemInit+0xf4>)
- 8004164: 629a str r2, [r3, #40] @ 0x28
- /* Reset PLLCFGR register */
- RCC->PLLCFGR = 0x01FF0000;
- 8004166: 4b1a ldr r3, [pc, #104] @ (80041d0 <SystemInit+0xec>)
- 8004168: 4a1c ldr r2, [pc, #112] @ (80041dc <SystemInit+0xf8>)
- 800416a: 62da str r2, [r3, #44] @ 0x2c
- /* Reset PLL1DIVR register */
- RCC->PLL1DIVR = 0x01010280;
- 800416c: 4b18 ldr r3, [pc, #96] @ (80041d0 <SystemInit+0xec>)
- 800416e: 4a1c ldr r2, [pc, #112] @ (80041e0 <SystemInit+0xfc>)
- 8004170: 631a str r2, [r3, #48] @ 0x30
- /* Reset PLL1FRACR register */
- RCC->PLL1FRACR = 0x00000000;
- 8004172: 4b17 ldr r3, [pc, #92] @ (80041d0 <SystemInit+0xec>)
- 8004174: 2200 movs r2, #0
- 8004176: 635a str r2, [r3, #52] @ 0x34
- /* Reset PLL2DIVR register */
- RCC->PLL2DIVR = 0x01010280;
- 8004178: 4b15 ldr r3, [pc, #84] @ (80041d0 <SystemInit+0xec>)
- 800417a: 4a19 ldr r2, [pc, #100] @ (80041e0 <SystemInit+0xfc>)
- 800417c: 639a str r2, [r3, #56] @ 0x38
- /* Reset PLL2FRACR register */
- RCC->PLL2FRACR = 0x00000000;
- 800417e: 4b14 ldr r3, [pc, #80] @ (80041d0 <SystemInit+0xec>)
- 8004180: 2200 movs r2, #0
- 8004182: 63da str r2, [r3, #60] @ 0x3c
- /* Reset PLL3DIVR register */
- RCC->PLL3DIVR = 0x01010280;
- 8004184: 4b12 ldr r3, [pc, #72] @ (80041d0 <SystemInit+0xec>)
- 8004186: 4a16 ldr r2, [pc, #88] @ (80041e0 <SystemInit+0xfc>)
- 8004188: 641a str r2, [r3, #64] @ 0x40
- /* Reset PLL3FRACR register */
- RCC->PLL3FRACR = 0x00000000;
- 800418a: 4b11 ldr r3, [pc, #68] @ (80041d0 <SystemInit+0xec>)
- 800418c: 2200 movs r2, #0
- 800418e: 645a str r2, [r3, #68] @ 0x44
- /* Reset HSEBYP bit */
- RCC->CR &= 0xFFFBFFFFU;
- 8004190: 4b0f ldr r3, [pc, #60] @ (80041d0 <SystemInit+0xec>)
- 8004192: 681b ldr r3, [r3, #0]
- 8004194: 4a0e ldr r2, [pc, #56] @ (80041d0 <SystemInit+0xec>)
- 8004196: f423 2380 bic.w r3, r3, #262144 @ 0x40000
- 800419a: 6013 str r3, [r2, #0]
- /* Disable all interrupts */
- RCC->CIER = 0x00000000;
- 800419c: 4b0c ldr r3, [pc, #48] @ (80041d0 <SystemInit+0xec>)
- 800419e: 2200 movs r2, #0
- 80041a0: 661a str r2, [r3, #96] @ 0x60
- #if (STM32H7_DEV_ID == 0x450UL)
- /* dual core CM7 or single core line */
- if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
- 80041a2: 4b10 ldr r3, [pc, #64] @ (80041e4 <SystemInit+0x100>)
- 80041a4: 681a ldr r2, [r3, #0]
- 80041a6: 4b10 ldr r3, [pc, #64] @ (80041e8 <SystemInit+0x104>)
- 80041a8: 4013 ands r3, r2
- 80041aa: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 80041ae: d202 bcs.n 80041b6 <SystemInit+0xd2>
- {
- /* if stm32h7 revY*/
- /* Change the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
- *((__IO uint32_t*)0x51008108) = 0x000000001U;
- 80041b0: 4b0e ldr r3, [pc, #56] @ (80041ec <SystemInit+0x108>)
- 80041b2: 2201 movs r2, #1
- 80041b4: 601a str r2, [r3, #0]
- /*
- * Disable the FMC bank1 (enabled after reset).
- * This, prevents CPU speculation access on this bank which blocks the use of FMC during
- * 24us. During this time the others FMC master (such as LTDC) cannot use it!
- */
- FMC_Bank1_R->BTCR[0] = 0x000030D2;
- 80041b6: 4b0e ldr r3, [pc, #56] @ (80041f0 <SystemInit+0x10c>)
- 80041b8: f243 02d2 movw r2, #12498 @ 0x30d2
- 80041bc: 601a str r2, [r3, #0]
- #if defined(USER_VECT_TAB_ADDRESS)
- SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
- #endif /* USER_VECT_TAB_ADDRESS */
- #endif /*DUAL_CORE && CORE_CM4*/
- }
- 80041be: bf00 nop
- 80041c0: 46bd mov sp, r7
- 80041c2: f85d 7b04 ldr.w r7, [sp], #4
- 80041c6: 4770 bx lr
- 80041c8: e000ed00 .word 0xe000ed00
- 80041cc: 52002000 .word 0x52002000
- 80041d0: 58024400 .word 0x58024400
- 80041d4: eaf6ed7f .word 0xeaf6ed7f
- 80041d8: 02020200 .word 0x02020200
- 80041dc: 01ff0000 .word 0x01ff0000
- 80041e0: 01010280 .word 0x01010280
- 80041e4: 5c001000 .word 0x5c001000
- 80041e8: ffff0000 .word 0xffff0000
- 80041ec: 51008108 .word 0x51008108
- 80041f0: 52004000 .word 0x52004000
- 080041f4 <UartTasksInit>:
- uint32_t slaveLastSeen[SLAVES_COUNT] = { 0 };
- extern RNG_HandleTypeDef hrng;
- void UartTasksInit (void) {
- 80041f4: b580 push {r7, lr}
- 80041f6: af00 add r7, sp, #0
- uart1TaskData.uartRxBuffer = uart1RxBuffer;
- 80041f8: 4b13 ldr r3, [pc, #76] @ (8004248 <UartTasksInit+0x54>)
- 80041fa: 4a14 ldr r2, [pc, #80] @ (800424c <UartTasksInit+0x58>)
- 80041fc: 601a str r2, [r3, #0]
- uart1TaskData.uartRxBufferLen = UART1_RX_BUFF_SIZE;
- 80041fe: 4b12 ldr r3, [pc, #72] @ (8004248 <UartTasksInit+0x54>)
- 8004200: f44f 7280 mov.w r2, #256 @ 0x100
- 8004204: 809a strh r2, [r3, #4]
- uart1TaskData.uartTxBuffer = uart1TxBuffer;
- 8004206: 4b10 ldr r3, [pc, #64] @ (8004248 <UartTasksInit+0x54>)
- 8004208: 4a11 ldr r2, [pc, #68] @ (8004250 <UartTasksInit+0x5c>)
- 800420a: 609a str r2, [r3, #8]
- uart1TaskData.uartRxBufferLen = UART1_TX_BUFF_SIZE;
- 800420c: 4b0e ldr r3, [pc, #56] @ (8004248 <UartTasksInit+0x54>)
- 800420e: f44f 7280 mov.w r2, #256 @ 0x100
- 8004212: 809a strh r2, [r3, #4]
- uart1TaskData.frameData = uart1TaskFrameData;
- 8004214: 4b0c ldr r3, [pc, #48] @ (8004248 <UartTasksInit+0x54>)
- 8004216: 4a0f ldr r2, [pc, #60] @ (8004254 <UartTasksInit+0x60>)
- 8004218: 611a str r2, [r3, #16]
- uart1TaskData.frameDataLen = UART1_RX_BUFF_SIZE;
- 800421a: 4b0b ldr r3, [pc, #44] @ (8004248 <UartTasksInit+0x54>)
- 800421c: f44f 7280 mov.w r2, #256 @ 0x100
- 8004220: 829a strh r2, [r3, #20]
- uart1TaskData.huart = &huart1;
- 8004222: 4b09 ldr r3, [pc, #36] @ (8004248 <UartTasksInit+0x54>)
- 8004224: 4a0c ldr r2, [pc, #48] @ (8004258 <UartTasksInit+0x64>)
- 8004226: 631a str r2, [r3, #48] @ 0x30
- uart1TaskData.uartNumber = 1;
- 8004228: 4b07 ldr r3, [pc, #28] @ (8004248 <UartTasksInit+0x54>)
- 800422a: 2201 movs r2, #1
- 800422c: f883 2034 strb.w r2, [r3, #52] @ 0x34
- uart1TaskData.processDataCb = Uart1ReceivedDataProcessCallback;
- 8004230: 4b05 ldr r3, [pc, #20] @ (8004248 <UartTasksInit+0x54>)
- 8004232: 4a0a ldr r2, [pc, #40] @ (800425c <UartTasksInit+0x68>)
- 8004234: 629a str r2, [r3, #40] @ 0x28
- uart1TaskData.processRxDataMsgBuffer = NULL;
- 8004236: 4b04 ldr r3, [pc, #16] @ (8004248 <UartTasksInit+0x54>)
- 8004238: 2200 movs r2, #0
- 800423a: 625a str r2, [r3, #36] @ 0x24
- UartTaskCreate (&uart1TaskData);
- 800423c: 4802 ldr r0, [pc, #8] @ (8004248 <UartTasksInit+0x54>)
- 800423e: f000 f80f bl 8004260 <UartTaskCreate>
- }
- 8004242: bf00 nop
- 8004244: bd80 pop {r7, pc}
- 8004246: bf00 nop
- 8004248: 24000bb4 .word 0x24000bb4
- 800424c: 240008b4 .word 0x240008b4
- 8004250: 240009b4 .word 0x240009b4
- 8004254: 24000ab4 .word 0x24000ab4
- 8004258: 24000610 .word 0x24000610
- 800425c: 08004965 .word 0x08004965
- 08004260 <UartTaskCreate>:
- void UartTaskCreate (UartTaskData* uartTaskData) {
- 8004260: b580 push {r7, lr}
- 8004262: b08c sub sp, #48 @ 0x30
- 8004264: af00 add r7, sp, #0
- 8004266: 6078 str r0, [r7, #4]
- osThreadAttr_t osThreadAttrRxUart = { 0 };
- 8004268: f107 030c add.w r3, r7, #12
- 800426c: 2224 movs r2, #36 @ 0x24
- 800426e: 2100 movs r1, #0
- 8004270: 4618 mov r0, r3
- 8004272: f013 fc70 bl 8017b56 <memset>
- osThreadAttrRxUart.stack_size = configMINIMAL_STACK_SIZE * 2;
- 8004276: f44f 6380 mov.w r3, #1024 @ 0x400
- 800427a: 623b str r3, [r7, #32]
- osThreadAttrRxUart.priority = (osPriority_t)osPriorityHigh;
- 800427c: 2328 movs r3, #40 @ 0x28
- 800427e: 627b str r3, [r7, #36] @ 0x24
- uartTaskData->uartRecieveTaskHandle = osThreadNew (UartRxTask, uartTaskData, &osThreadAttrRxUart);
- 8004280: f107 030c add.w r3, r7, #12
- 8004284: 461a mov r2, r3
- 8004286: 6879 ldr r1, [r7, #4]
- 8004288: 4804 ldr r0, [pc, #16] @ (800429c <UartTaskCreate+0x3c>)
- 800428a: f00f f9f9 bl 8013680 <osThreadNew>
- 800428e: 4602 mov r2, r0
- 8004290: 687b ldr r3, [r7, #4]
- 8004292: 619a str r2, [r3, #24]
- }
- 8004294: bf00 nop
- 8004296: 3730 adds r7, #48 @ 0x30
- 8004298: 46bd mov sp, r7
- 800429a: bd80 pop {r7, pc}
- 800429c: 080043b5 .word 0x080043b5
- 080042a0 <HAL_UART_RxCpltCallback>:
- uart8TaskData.huart = &huart8;
- uart8TaskData.uartNumber = 8;
- uart8TaskData.uartRecieveTaskHandle = osThreadNew (UartRxTask, &uart8TaskData, &osThreadAttrRxUart);
- }
- void HAL_UART_RxCpltCallback (UART_HandleTypeDef* huart) {
- 80042a0: b480 push {r7}
- 80042a2: b083 sub sp, #12
- 80042a4: af00 add r7, sp, #0
- 80042a6: 6078 str r0, [r7, #4]
- }
- 80042a8: bf00 nop
- 80042aa: 370c adds r7, #12
- 80042ac: 46bd mov sp, r7
- 80042ae: f85d 7b04 ldr.w r7, [sp], #4
- 80042b2: 4770 bx lr
- 080042b4 <HAL_UARTEx_RxEventCallback>:
- void HAL_UARTEx_RxEventCallback (UART_HandleTypeDef* huart, uint16_t Size) {
- 80042b4: b580 push {r7, lr}
- 80042b6: b082 sub sp, #8
- 80042b8: af00 add r7, sp, #0
- 80042ba: 6078 str r0, [r7, #4]
- 80042bc: 460b mov r3, r1
- 80042be: 807b strh r3, [r7, #2]
- if (huart->Instance == USART1) {
- 80042c0: 687b ldr r3, [r7, #4]
- 80042c2: 681b ldr r3, [r3, #0]
- 80042c4: 4a0c ldr r2, [pc, #48] @ (80042f8 <HAL_UARTEx_RxEventCallback+0x44>)
- 80042c6: 4293 cmp r3, r2
- 80042c8: d106 bne.n 80042d8 <HAL_UARTEx_RxEventCallback+0x24>
- HandleUartRxCallback (&uart1TaskData, huart, Size);
- 80042ca: 887b ldrh r3, [r7, #2]
- 80042cc: 461a mov r2, r3
- 80042ce: 6879 ldr r1, [r7, #4]
- 80042d0: 480a ldr r0, [pc, #40] @ (80042fc <HAL_UARTEx_RxEventCallback+0x48>)
- 80042d2: f000 f823 bl 800431c <HandleUartRxCallback>
- } else if (huart->Instance == UART8) {
- HandleUartRxCallback (&uart8TaskData, huart, Size);
- }
- }
- 80042d6: e00a b.n 80042ee <HAL_UARTEx_RxEventCallback+0x3a>
- } else if (huart->Instance == UART8) {
- 80042d8: 687b ldr r3, [r7, #4]
- 80042da: 681b ldr r3, [r3, #0]
- 80042dc: 4a08 ldr r2, [pc, #32] @ (8004300 <HAL_UARTEx_RxEventCallback+0x4c>)
- 80042de: 4293 cmp r3, r2
- 80042e0: d105 bne.n 80042ee <HAL_UARTEx_RxEventCallback+0x3a>
- HandleUartRxCallback (&uart8TaskData, huart, Size);
- 80042e2: 887b ldrh r3, [r7, #2]
- 80042e4: 461a mov r2, r3
- 80042e6: 6879 ldr r1, [r7, #4]
- 80042e8: 4806 ldr r0, [pc, #24] @ (8004304 <HAL_UARTEx_RxEventCallback+0x50>)
- 80042ea: f000 f817 bl 800431c <HandleUartRxCallback>
- }
- 80042ee: bf00 nop
- 80042f0: 3708 adds r7, #8
- 80042f2: 46bd mov sp, r7
- 80042f4: bd80 pop {r7, pc}
- 80042f6: bf00 nop
- 80042f8: 40011000 .word 0x40011000
- 80042fc: 24000bb4 .word 0x24000bb4
- 8004300: 40007c00 .word 0x40007c00
- 8004304: 24000bec .word 0x24000bec
- 08004308 <HAL_UART_TxCpltCallback>:
- void HAL_UART_TxCpltCallback (UART_HandleTypeDef* huart) {
- 8004308: b480 push {r7}
- 800430a: b083 sub sp, #12
- 800430c: af00 add r7, sp, #0
- 800430e: 6078 str r0, [r7, #4]
- if (huart->Instance == UART8) {
- }
- }
- 8004310: bf00 nop
- 8004312: 370c adds r7, #12
- 8004314: 46bd mov sp, r7
- 8004316: f85d 7b04 ldr.w r7, [sp], #4
- 800431a: 4770 bx lr
- 0800431c <HandleUartRxCallback>:
- void HandleUartRxCallback (UartTaskData* uartTaskData, UART_HandleTypeDef* huart, uint16_t Size) {
- 800431c: b580 push {r7, lr}
- 800431e: b088 sub sp, #32
- 8004320: af02 add r7, sp, #8
- 8004322: 60f8 str r0, [r7, #12]
- 8004324: 60b9 str r1, [r7, #8]
- 8004326: 4613 mov r3, r2
- 8004328: 80fb strh r3, [r7, #6]
- BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
- 800432a: 2300 movs r3, #0
- 800432c: 617b str r3, [r7, #20]
- osMutexAcquire (uartTaskData->rxDataBufferMutex, osWaitForever);
- 800432e: 68fb ldr r3, [r7, #12]
- 8004330: 6a1b ldr r3, [r3, #32]
- 8004332: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004336: 4618 mov r0, r3
- 8004338: f00f fbcd bl 8013ad6 <osMutexAcquire>
- memcpy (&(uartTaskData->frameData[uartTaskData->frameBytesCount]), uartTaskData->uartRxBuffer, Size);
- 800433c: 68fb ldr r3, [r7, #12]
- 800433e: 691b ldr r3, [r3, #16]
- 8004340: 68fa ldr r2, [r7, #12]
- 8004342: 8ad2 ldrh r2, [r2, #22]
- 8004344: 1898 adds r0, r3, r2
- 8004346: 68fb ldr r3, [r7, #12]
- 8004348: 681b ldr r3, [r3, #0]
- 800434a: 88fa ldrh r2, [r7, #6]
- 800434c: 4619 mov r1, r3
- 800434e: f013 fcd4 bl 8017cfa <memcpy>
- uartTaskData->frameBytesCount += Size;
- 8004352: 68fb ldr r3, [r7, #12]
- 8004354: 8ada ldrh r2, [r3, #22]
- 8004356: 88fb ldrh r3, [r7, #6]
- 8004358: 4413 add r3, r2
- 800435a: b29a uxth r2, r3
- 800435c: 68fb ldr r3, [r7, #12]
- 800435e: 82da strh r2, [r3, #22]
- osMutexRelease (uartTaskData->rxDataBufferMutex);
- 8004360: 68fb ldr r3, [r7, #12]
- 8004362: 6a1b ldr r3, [r3, #32]
- 8004364: 4618 mov r0, r3
- 8004366: f00f fc01 bl 8013b6c <osMutexRelease>
- xTaskNotifyFromISR (uartTaskData->uartRecieveTaskHandle, Size, eSetValueWithOverwrite, &pxHigherPriorityTaskWoken);
- 800436a: 68fb ldr r3, [r7, #12]
- 800436c: 6998 ldr r0, [r3, #24]
- 800436e: 88f9 ldrh r1, [r7, #6]
- 8004370: f107 0314 add.w r3, r7, #20
- 8004374: 9300 str r3, [sp, #0]
- 8004376: 2300 movs r3, #0
- 8004378: 2203 movs r2, #3
- 800437a: f012 f8f1 bl 8016560 <xTaskGenericNotifyFromISR>
- HAL_UARTEx_ReceiveToIdle_IT (uartTaskData->huart, uartTaskData->uartRxBuffer, uartTaskData->uartRxBufferLen);
- 800437e: 68fb ldr r3, [r7, #12]
- 8004380: 6b18 ldr r0, [r3, #48] @ 0x30
- 8004382: 68fb ldr r3, [r7, #12]
- 8004384: 6819 ldr r1, [r3, #0]
- 8004386: 68fb ldr r3, [r7, #12]
- 8004388: 889b ldrh r3, [r3, #4]
- 800438a: 461a mov r2, r3
- 800438c: f00f f84b bl 8013426 <HAL_UARTEx_ReceiveToIdle_IT>
- portEND_SWITCHING_ISR (pxHigherPriorityTaskWoken);
- 8004390: 697b ldr r3, [r7, #20]
- 8004392: 2b00 cmp r3, #0
- 8004394: d007 beq.n 80043a6 <HandleUartRxCallback+0x8a>
- 8004396: 4b06 ldr r3, [pc, #24] @ (80043b0 <HandleUartRxCallback+0x94>)
- 8004398: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 800439c: 601a str r2, [r3, #0]
- 800439e: f3bf 8f4f dsb sy
- 80043a2: f3bf 8f6f isb sy
- }
- 80043a6: bf00 nop
- 80043a8: 3718 adds r7, #24
- 80043aa: 46bd mov sp, r7
- 80043ac: bd80 pop {r7, pc}
- 80043ae: bf00 nop
- 80043b0: e000ed04 .word 0xe000ed04
- 080043b4 <UartRxTask>:
- void UartRxTask (void* argument) {
- 80043b4: b580 push {r7, lr}
- 80043b6: b0d2 sub sp, #328 @ 0x148
- 80043b8: af02 add r7, sp, #8
- 80043ba: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80043be: f5a3 739e sub.w r3, r3, #316 @ 0x13c
- 80043c2: 6018 str r0, [r3, #0]
- UartTaskData* uartTaskData = (UartTaskData*)argument;
- 80043c4: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80043c8: f5a3 739e sub.w r3, r3, #316 @ 0x13c
- 80043cc: 681b ldr r3, [r3, #0]
- 80043ce: f8c7 312c str.w r3, [r7, #300] @ 0x12c
- SerialProtocolFrameData spFrameData = { 0 };
- 80043d2: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80043d6: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 80043da: 4618 mov r0, r3
- 80043dc: f44f 7386 mov.w r3, #268 @ 0x10c
- 80043e0: 461a mov r2, r3
- 80043e2: 2100 movs r1, #0
- 80043e4: f013 fbb7 bl 8017b56 <memset>
- uint32_t bytesRec = 0;
- 80043e8: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80043ec: f5a3 739a sub.w r3, r3, #308 @ 0x134
- 80043f0: 2200 movs r2, #0
- 80043f2: 601a str r2, [r3, #0]
- uint32_t crc = 0;
- 80043f4: 2300 movs r3, #0
- 80043f6: f8c7 3128 str.w r3, [r7, #296] @ 0x128
- uint16_t frameCommandRaw = 0x0000;
- 80043fa: 2300 movs r3, #0
- 80043fc: f8a7 3126 strh.w r3, [r7, #294] @ 0x126
- uint16_t frameBytesCount = 0;
- 8004400: 2300 movs r3, #0
- 8004402: f8a7 3124 strh.w r3, [r7, #292] @ 0x124
- uint16_t frameCrc = 0;
- 8004406: 2300 movs r3, #0
- 8004408: f8a7 3122 strh.w r3, [r7, #290] @ 0x122
- uint16_t frameTotalLength = 0;
- 800440c: 2300 movs r3, #0
- 800440e: f8a7 313e strh.w r3, [r7, #318] @ 0x13e
- uint16_t dataToSend = 0;
- 8004412: 2300 movs r3, #0
- 8004414: f8a7 313c strh.w r3, [r7, #316] @ 0x13c
- portBASE_TYPE crcPass = pdFAIL;
- 8004418: 2300 movs r3, #0
- 800441a: f8c7 3138 str.w r3, [r7, #312] @ 0x138
- portBASE_TYPE proceed = pdFALSE;
- 800441e: 2300 movs r3, #0
- 8004420: f8c7 3134 str.w r3, [r7, #308] @ 0x134
- portBASE_TYPE frameTimeout = pdFAIL;
- 8004424: 2300 movs r3, #0
- 8004426: f8c7 311c str.w r3, [r7, #284] @ 0x11c
- enum SerialReceiverStates receverState = srWaitForHeader;
- 800442a: 2300 movs r3, #0
- 800442c: f887 3133 strb.w r3, [r7, #307] @ 0x133
- uartTaskData->rxDataBufferMutex = osMutexNew (NULL);
- 8004430: 2000 movs r0, #0
- 8004432: f00f faca bl 80139ca <osMutexNew>
- 8004436: 4602 mov r2, r0
- 8004438: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800443c: 621a str r2, [r3, #32]
- HAL_UARTEx_ReceiveToIdle_IT (uartTaskData->huart, uartTaskData->uartRxBuffer, uartTaskData->uartRxBufferLen);
- 800443e: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004442: 6b18 ldr r0, [r3, #48] @ 0x30
- 8004444: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004448: 6819 ldr r1, [r3, #0]
- 800444a: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800444e: 889b ldrh r3, [r3, #4]
- 8004450: 461a mov r2, r3
- 8004452: f00e ffe8 bl 8013426 <HAL_UARTEx_ReceiveToIdle_IT>
- while (pdTRUE) {
- frameTimeout = !(xTaskNotifyWait (0, 0, &bytesRec, pdMS_TO_TICKS (FRAME_TIMEOUT_MS)));
- 8004456: f107 020c add.w r2, r7, #12
- 800445a: f44f 63fa mov.w r3, #2000 @ 0x7d0
- 800445e: 2100 movs r1, #0
- 8004460: 2000 movs r0, #0
- 8004462: f011 ff5b bl 801631c <xTaskNotifyWait>
- 8004466: 4603 mov r3, r0
- 8004468: 2b00 cmp r3, #0
- 800446a: bf0c ite eq
- 800446c: 2301 moveq r3, #1
- 800446e: 2300 movne r3, #0
- 8004470: b2db uxtb r3, r3
- 8004472: f8c7 311c str.w r3, [r7, #284] @ 0x11c
- osMutexAcquire (uartTaskData->rxDataBufferMutex, osWaitForever);
- 8004476: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800447a: 6a1b ldr r3, [r3, #32]
- 800447c: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004480: 4618 mov r0, r3
- 8004482: f00f fb28 bl 8013ad6 <osMutexAcquire>
- frameBytesCount = uartTaskData->frameBytesCount;
- 8004486: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800448a: 8adb ldrh r3, [r3, #22]
- 800448c: f8a7 3124 strh.w r3, [r7, #292] @ 0x124
- osMutexRelease (uartTaskData->rxDataBufferMutex);
- 8004490: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004494: 6a1b ldr r3, [r3, #32]
- 8004496: 4618 mov r0, r3
- 8004498: f00f fb68 bl 8013b6c <osMutexRelease>
- if ((frameTimeout == pdTRUE) && (frameBytesCount > 0)) {
- 800449c: f8d7 311c ldr.w r3, [r7, #284] @ 0x11c
- 80044a0: 2b01 cmp r3, #1
- 80044a2: d10a bne.n 80044ba <UartRxTask+0x106>
- 80044a4: f8b7 3124 ldrh.w r3, [r7, #292] @ 0x124
- 80044a8: 2b00 cmp r3, #0
- 80044aa: d006 beq.n 80044ba <UartRxTask+0x106>
- receverState = srFail;
- 80044ac: 2304 movs r3, #4
- 80044ae: f887 3133 strb.w r3, [r7, #307] @ 0x133
- proceed = pdTRUE;
- 80044b2: 2301 movs r3, #1
- 80044b4: f8c7 3134 str.w r3, [r7, #308] @ 0x134
- 80044b8: e029 b.n 800450e <UartRxTask+0x15a>
- } else {
- if (frameTimeout == pdFALSE) {
- 80044ba: f8d7 311c ldr.w r3, [r7, #284] @ 0x11c
- 80044be: 2b00 cmp r3, #0
- 80044c0: d111 bne.n 80044e6 <UartRxTask+0x132>
- proceed = pdTRUE;
- 80044c2: 2301 movs r3, #1
- 80044c4: f8c7 3134 str.w r3, [r7, #308] @ 0x134
- printf ("Uart%d: RX bytes received: %ld\n", uartTaskData->uartNumber, bytesRec);
- 80044c8: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80044cc: f893 3034 ldrb.w r3, [r3, #52] @ 0x34
- 80044d0: 4619 mov r1, r3
- 80044d2: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80044d6: f5a3 739a sub.w r3, r3, #308 @ 0x134
- 80044da: 681b ldr r3, [r3, #0]
- 80044dc: 461a mov r2, r3
- 80044de: 48c1 ldr r0, [pc, #772] @ (80047e4 <UartRxTask+0x430>)
- 80044e0: f013 fae4 bl 8017aac <iprintf>
- 80044e4: e22f b.n 8004946 <UartRxTask+0x592>
- } else {
- if (uartTaskData->huart->RxState == HAL_UART_STATE_READY) {
- 80044e6: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80044ea: 6b1b ldr r3, [r3, #48] @ 0x30
- 80044ec: f8d3 308c ldr.w r3, [r3, #140] @ 0x8c
- 80044f0: 2b20 cmp r3, #32
- 80044f2: f040 8228 bne.w 8004946 <UartRxTask+0x592>
- HAL_UARTEx_ReceiveToIdle_IT (uartTaskData->huart, uartTaskData->uartRxBuffer, uartTaskData->uartRxBufferLen);
- 80044f6: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80044fa: 6b18 ldr r0, [r3, #48] @ 0x30
- 80044fc: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004500: 6819 ldr r1, [r3, #0]
- 8004502: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004506: 889b ldrh r3, [r3, #4]
- 8004508: 461a mov r2, r3
- 800450a: f00e ff8c bl 8013426 <HAL_UARTEx_ReceiveToIdle_IT>
- }
- }
- }
- while (proceed) {
- 800450e: e21a b.n 8004946 <UartRxTask+0x592>
- switch (receverState) {
- 8004510: f897 3133 ldrb.w r3, [r7, #307] @ 0x133
- 8004514: 2b04 cmp r3, #4
- 8004516: f200 81f1 bhi.w 80048fc <UartRxTask+0x548>
- 800451a: a201 add r2, pc, #4 @ (adr r2, 8004520 <UartRxTask+0x16c>)
- 800451c: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8004520: 08004535 .word 0x08004535
- 8004524: 08004697 .word 0x08004697
- 8004528: 0800467b .word 0x0800467b
- 800452c: 08004737 .word 0x08004737
- 8004530: 080047f1 .word 0x080047f1
- case srWaitForHeader:
- osMutexAcquire (uartTaskData->rxDataBufferMutex, osWaitForever);
- 8004534: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004538: 6a1b ldr r3, [r3, #32]
- 800453a: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 800453e: 4618 mov r0, r3
- 8004540: f00f fac9 bl 8013ad6 <osMutexAcquire>
- if (uartTaskData->frameData[0] == FRAME_INDICATOR) {
- 8004544: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004548: 691b ldr r3, [r3, #16]
- 800454a: 781b ldrb r3, [r3, #0]
- 800454c: 2baa cmp r3, #170 @ 0xaa
- 800454e: f040 8082 bne.w 8004656 <UartRxTask+0x2a2>
- if (frameBytesCount > FRAME_ID_LENGTH) {
- 8004552: f8b7 3124 ldrh.w r3, [r7, #292] @ 0x124
- 8004556: 2b02 cmp r3, #2
- 8004558: d914 bls.n 8004584 <UartRxTask+0x1d0>
- spFrameData.frameHeader.frameId =
- CONVERT_BYTES_TO_SHORT_WORD (&(uartTaskData->frameData[FRAME_HEADER_LENGTH - FRAME_RESP_STAT_LENGTH - FRAME_DATALEN_LENGTH - FRAME_ID_LENGTH - FRAME_COMMAND_LENGTH]));
- 800455a: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800455e: 691b ldr r3, [r3, #16]
- 8004560: 3302 adds r3, #2
- 8004562: 781b ldrb r3, [r3, #0]
- 8004564: 021b lsls r3, r3, #8
- 8004566: b21a sxth r2, r3
- 8004568: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800456c: 691b ldr r3, [r3, #16]
- 800456e: 3301 adds r3, #1
- 8004570: 781b ldrb r3, [r3, #0]
- 8004572: b21b sxth r3, r3
- 8004574: 4313 orrs r3, r2
- 8004576: b21b sxth r3, r3
- 8004578: b29a uxth r2, r3
- spFrameData.frameHeader.frameId =
- 800457a: f507 73a0 add.w r3, r7, #320 @ 0x140
- 800457e: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 8004582: 801a strh r2, [r3, #0]
- }
- if (frameBytesCount > FRAME_ID_LENGTH + FRAME_COMMAND_LENGTH) {
- 8004584: f8b7 3124 ldrh.w r3, [r7, #292] @ 0x124
- 8004588: 2b04 cmp r3, #4
- 800458a: d923 bls.n 80045d4 <UartRxTask+0x220>
- frameCommandRaw = CONVERT_BYTES_TO_SHORT_WORD (&(uartTaskData->frameData[FRAME_HEADER_LENGTH - FRAME_RESP_STAT_LENGTH - FRAME_DATALEN_LENGTH - FRAME_COMMAND_LENGTH]));
- 800458c: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004590: 691b ldr r3, [r3, #16]
- 8004592: 3304 adds r3, #4
- 8004594: 781b ldrb r3, [r3, #0]
- 8004596: 021b lsls r3, r3, #8
- 8004598: b21a sxth r2, r3
- 800459a: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800459e: 691b ldr r3, [r3, #16]
- 80045a0: 3303 adds r3, #3
- 80045a2: 781b ldrb r3, [r3, #0]
- 80045a4: b21b sxth r3, r3
- 80045a6: 4313 orrs r3, r2
- 80045a8: b21b sxth r3, r3
- 80045aa: f8a7 3126 strh.w r3, [r7, #294] @ 0x126
- spFrameData.frameHeader.frameCommand = (SerialProtocolCommands)(frameCommandRaw & 0x7FFF);
- 80045ae: f8b7 3126 ldrh.w r3, [r7, #294] @ 0x126
- 80045b2: b2da uxtb r2, r3
- 80045b4: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80045b8: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 80045bc: 709a strb r2, [r3, #2]
- spFrameData.frameHeader.isResponseFrame = (frameCommandRaw & 0x8000) != 0 ? pdTRUE : pdFALSE;
- 80045be: f9b7 3126 ldrsh.w r3, [r7, #294] @ 0x126
- 80045c2: 13db asrs r3, r3, #15
- 80045c4: b21b sxth r3, r3
- 80045c6: f003 0201 and.w r2, r3, #1
- 80045ca: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80045ce: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 80045d2: 609a str r2, [r3, #8]
- }
- if ((frameBytesCount > FRAME_ID_LENGTH + FRAME_COMMAND_LENGTH + FRAME_RESP_STAT_LENGTH) && ((spFrameData.frameHeader.frameCommand & 0x8000) != 0)) {
- 80045d4: f8b7 3124 ldrh.w r3, [r7, #292] @ 0x124
- 80045d8: 2b05 cmp r3, #5
- 80045da: d913 bls.n 8004604 <UartRxTask+0x250>
- 80045dc: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80045e0: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 80045e4: 789b ldrb r3, [r3, #2]
- 80045e6: f403 4300 and.w r3, r3, #32768 @ 0x8000
- 80045ea: 2b00 cmp r3, #0
- 80045ec: d00a beq.n 8004604 <UartRxTask+0x250>
- spFrameData.frameHeader.respStatus = (SerialProtocolRespStatus)(uartTaskData->frameData[FRAME_ID_LENGTH + FRAME_COMMAND_LENGTH + FRAME_RESP_STAT_LENGTH]);
- 80045ee: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80045f2: 691b ldr r3, [r3, #16]
- 80045f4: 3305 adds r3, #5
- 80045f6: 781b ldrb r3, [r3, #0]
- 80045f8: b25a sxtb r2, r3
- 80045fa: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80045fe: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 8004602: 70da strb r2, [r3, #3]
- }
- if (frameBytesCount >= FRAME_HEADER_LENGTH) {
- 8004604: f8b7 3124 ldrh.w r3, [r7, #292] @ 0x124
- 8004608: 2b07 cmp r3, #7
- 800460a: d920 bls.n 800464e <UartRxTask+0x29a>
- spFrameData.frameHeader.frameDataLength = CONVERT_BYTES_TO_SHORT_WORD (&(uartTaskData->frameData[FRAME_HEADER_LENGTH - FRAME_RESP_STAT_LENGTH - FRAME_DATALEN_LENGTH]));
- 800460c: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004610: 691b ldr r3, [r3, #16]
- 8004612: 3306 adds r3, #6
- 8004614: 781b ldrb r3, [r3, #0]
- 8004616: 021b lsls r3, r3, #8
- 8004618: b21a sxth r2, r3
- 800461a: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800461e: 691b ldr r3, [r3, #16]
- 8004620: 3305 adds r3, #5
- 8004622: 781b ldrb r3, [r3, #0]
- 8004624: b21b sxth r3, r3
- 8004626: 4313 orrs r3, r2
- 8004628: b21b sxth r3, r3
- 800462a: b29a uxth r2, r3
- 800462c: f507 73a0 add.w r3, r7, #320 @ 0x140
- 8004630: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 8004634: 809a strh r2, [r3, #4]
- frameTotalLength = FRAME_HEADER_LENGTH + spFrameData.frameHeader.frameDataLength + FRAME_CRC_LENGTH;
- 8004636: f507 73a0 add.w r3, r7, #320 @ 0x140
- 800463a: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 800463e: 889b ldrh r3, [r3, #4]
- 8004640: 330a adds r3, #10
- 8004642: f8a7 313e strh.w r3, [r7, #318] @ 0x13e
- receverState = srRecieveData;
- 8004646: 2302 movs r3, #2
- 8004648: f887 3133 strb.w r3, [r7, #307] @ 0x133
- 800464c: e00e b.n 800466c <UartRxTask+0x2b8>
- } else {
- proceed = pdFALSE;
- 800464e: 2300 movs r3, #0
- 8004650: f8c7 3134 str.w r3, [r7, #308] @ 0x134
- 8004654: e00a b.n 800466c <UartRxTask+0x2b8>
- }
- } else {
- if (frameBytesCount > 0) {
- 8004656: f8b7 3124 ldrh.w r3, [r7, #292] @ 0x124
- 800465a: 2b00 cmp r3, #0
- 800465c: d003 beq.n 8004666 <UartRxTask+0x2b2>
- receverState = srFail;
- 800465e: 2304 movs r3, #4
- 8004660: f887 3133 strb.w r3, [r7, #307] @ 0x133
- 8004664: e002 b.n 800466c <UartRxTask+0x2b8>
- } else {
- proceed = pdFALSE;
- 8004666: 2300 movs r3, #0
- 8004668: f8c7 3134 str.w r3, [r7, #308] @ 0x134
- }
- }
- osMutexRelease (uartTaskData->rxDataBufferMutex);
- 800466c: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004670: 6a1b ldr r3, [r3, #32]
- 8004672: 4618 mov r0, r3
- 8004674: f00f fa7a bl 8013b6c <osMutexRelease>
- break;
- 8004678: e165 b.n 8004946 <UartRxTask+0x592>
- case srRecieveData:
- if (frameBytesCount >= frameTotalLength) {
- 800467a: f8b7 2124 ldrh.w r2, [r7, #292] @ 0x124
- 800467e: f8b7 313e ldrh.w r3, [r7, #318] @ 0x13e
- 8004682: 429a cmp r2, r3
- 8004684: d303 bcc.n 800468e <UartRxTask+0x2da>
- receverState = srCheckCrc;
- 8004686: 2301 movs r3, #1
- 8004688: f887 3133 strb.w r3, [r7, #307] @ 0x133
- } else {
- proceed = pdFALSE;
- }
- break;
- 800468c: e15b b.n 8004946 <UartRxTask+0x592>
- proceed = pdFALSE;
- 800468e: 2300 movs r3, #0
- 8004690: f8c7 3134 str.w r3, [r7, #308] @ 0x134
- break;
- 8004694: e157 b.n 8004946 <UartRxTask+0x592>
- case srCheckCrc:
- osMutexAcquire (uartTaskData->rxDataBufferMutex, osWaitForever);
- 8004696: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800469a: 6a1b ldr r3, [r3, #32]
- 800469c: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80046a0: 4618 mov r0, r3
- 80046a2: f00f fa18 bl 8013ad6 <osMutexAcquire>
- frameCrc = CONVERT_BYTES_TO_SHORT_WORD (&(uartTaskData->frameData[frameTotalLength - FRAME_CRC_LENGTH]));
- 80046a6: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80046aa: 691a ldr r2, [r3, #16]
- 80046ac: f8b7 313e ldrh.w r3, [r7, #318] @ 0x13e
- 80046b0: 3b01 subs r3, #1
- 80046b2: 4413 add r3, r2
- 80046b4: 781b ldrb r3, [r3, #0]
- 80046b6: 021b lsls r3, r3, #8
- 80046b8: b21a sxth r2, r3
- 80046ba: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80046be: 6919 ldr r1, [r3, #16]
- 80046c0: f8b7 313e ldrh.w r3, [r7, #318] @ 0x13e
- 80046c4: 3b02 subs r3, #2
- 80046c6: 440b add r3, r1
- 80046c8: 781b ldrb r3, [r3, #0]
- 80046ca: b21b sxth r3, r3
- 80046cc: 4313 orrs r3, r2
- 80046ce: b21b sxth r3, r3
- 80046d0: f8a7 3122 strh.w r3, [r7, #290] @ 0x122
- crc = HAL_CRC_Calculate (&hcrc, (uint32_t*)(uartTaskData->frameData), frameTotalLength - FRAME_CRC_LENGTH);
- 80046d4: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80046d8: 6919 ldr r1, [r3, #16]
- 80046da: f8b7 313e ldrh.w r3, [r7, #318] @ 0x13e
- 80046de: 3b02 subs r3, #2
- 80046e0: 461a mov r2, r3
- 80046e2: 4841 ldr r0, [pc, #260] @ (80047e8 <UartRxTask+0x434>)
- 80046e4: f002 fe24 bl 8007330 <HAL_CRC_Calculate>
- 80046e8: f8c7 0128 str.w r0, [r7, #296] @ 0x128
- osMutexRelease (uartTaskData->rxDataBufferMutex);
- 80046ec: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80046f0: 6a1b ldr r3, [r3, #32]
- 80046f2: 4618 mov r0, r3
- 80046f4: f00f fa3a bl 8013b6c <osMutexRelease>
- crcPass = frameCrc == crc;
- 80046f8: f8b7 3122 ldrh.w r3, [r7, #290] @ 0x122
- 80046fc: f8d7 2128 ldr.w r2, [r7, #296] @ 0x128
- 8004700: 429a cmp r2, r3
- 8004702: bf0c ite eq
- 8004704: 2301 moveq r3, #1
- 8004706: 2300 movne r3, #0
- 8004708: b2db uxtb r3, r3
- 800470a: f8c7 3138 str.w r3, [r7, #312] @ 0x138
- if (crcPass) {
- 800470e: f8d7 3138 ldr.w r3, [r7, #312] @ 0x138
- 8004712: 2b00 cmp r3, #0
- 8004714: d00b beq.n 800472e <UartRxTask+0x37a>
- printf ("Uart%d: Frame CRC PASS\n", uartTaskData->uartNumber);
- 8004716: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800471a: f893 3034 ldrb.w r3, [r3, #52] @ 0x34
- 800471e: 4619 mov r1, r3
- 8004720: 4832 ldr r0, [pc, #200] @ (80047ec <UartRxTask+0x438>)
- 8004722: f013 f9c3 bl 8017aac <iprintf>
- receverState = srExecuteCmd;
- 8004726: 2303 movs r3, #3
- 8004728: f887 3133 strb.w r3, [r7, #307] @ 0x133
- } else {
- receverState = srFail;
- }
- break;
- 800472c: e10b b.n 8004946 <UartRxTask+0x592>
- receverState = srFail;
- 800472e: 2304 movs r3, #4
- 8004730: f887 3133 strb.w r3, [r7, #307] @ 0x133
- break;
- 8004734: e107 b.n 8004946 <UartRxTask+0x592>
- case srExecuteCmd:
- if ((uartTaskData->processDataCb != NULL) || (uartTaskData->processRxDataMsgBuffer != NULL)) {
- 8004736: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800473a: 6a9b ldr r3, [r3, #40] @ 0x28
- 800473c: 2b00 cmp r3, #0
- 800473e: d104 bne.n 800474a <UartRxTask+0x396>
- 8004740: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004744: 6a5b ldr r3, [r3, #36] @ 0x24
- 8004746: 2b00 cmp r3, #0
- 8004748: d01e beq.n 8004788 <UartRxTask+0x3d4>
- osMutexAcquire (uartTaskData->rxDataBufferMutex, osWaitForever);
- 800474a: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800474e: 6a1b ldr r3, [r3, #32]
- 8004750: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004754: 4618 mov r0, r3
- 8004756: f00f f9be bl 8013ad6 <osMutexAcquire>
- memcpy (spFrameData.dataBuffer, &(uartTaskData->frameData[FRAME_HEADER_LENGTH]), spFrameData.frameHeader.frameDataLength);
- 800475a: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800475e: 691b ldr r3, [r3, #16]
- 8004760: f103 0108 add.w r1, r3, #8
- 8004764: f507 73a0 add.w r3, r7, #320 @ 0x140
- 8004768: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 800476c: 889b ldrh r3, [r3, #4]
- 800476e: 461a mov r2, r3
- 8004770: f107 0310 add.w r3, r7, #16
- 8004774: 330c adds r3, #12
- 8004776: 4618 mov r0, r3
- 8004778: f013 fabf bl 8017cfa <memcpy>
- osMutexRelease (uartTaskData->rxDataBufferMutex);
- 800477c: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004780: 6a1b ldr r3, [r3, #32]
- 8004782: 4618 mov r0, r3
- 8004784: f00f f9f2 bl 8013b6c <osMutexRelease>
- }
- if (uartTaskData->processRxDataMsgBuffer != NULL) {
- 8004788: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800478c: 6a5b ldr r3, [r3, #36] @ 0x24
- 800478e: 2b00 cmp r3, #0
- 8004790: d015 beq.n 80047be <UartRxTask+0x40a>
- if (xMessageBufferSend (uartTaskData->processRxDataMsgBuffer, &spFrameData, sizeof (SerialProtocolFrameHeader) + spFrameData.frameHeader.frameDataLength, pdMS_TO_TICKS (200)) == pdFALSE) {
- 8004792: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004796: 6a58 ldr r0, [r3, #36] @ 0x24
- 8004798: f507 73a0 add.w r3, r7, #320 @ 0x140
- 800479c: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 80047a0: 889b ldrh r3, [r3, #4]
- 80047a2: f103 020c add.w r2, r3, #12
- 80047a6: f107 0110 add.w r1, r7, #16
- 80047aa: 23c8 movs r3, #200 @ 0xc8
- 80047ac: f010 fc00 bl 8014fb0 <xStreamBufferSend>
- 80047b0: 4603 mov r3, r0
- 80047b2: 2b00 cmp r3, #0
- 80047b4: d103 bne.n 80047be <UartRxTask+0x40a>
- receverState = srFail;
- 80047b6: 2304 movs r3, #4
- 80047b8: f887 3133 strb.w r3, [r7, #307] @ 0x133
- break;
- 80047bc: e0c3 b.n 8004946 <UartRxTask+0x592>
- }
- }
- if (uartTaskData->processDataCb != NULL) {
- 80047be: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80047c2: 6a9b ldr r3, [r3, #40] @ 0x28
- 80047c4: 2b00 cmp r3, #0
- 80047c6: d008 beq.n 80047da <UartRxTask+0x426>
- uartTaskData->processDataCb (uartTaskData, &spFrameData);
- 80047c8: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80047cc: 6a9b ldr r3, [r3, #40] @ 0x28
- 80047ce: f107 0210 add.w r2, r7, #16
- 80047d2: 4611 mov r1, r2
- 80047d4: f8d7 012c ldr.w r0, [r7, #300] @ 0x12c
- 80047d8: 4798 blx r3
- }
- receverState = srFinish;
- 80047da: 2305 movs r3, #5
- 80047dc: f887 3133 strb.w r3, [r7, #307] @ 0x133
- break;
- 80047e0: e0b1 b.n 8004946 <UartRxTask+0x592>
- 80047e2: bf00 nop
- 80047e4: 080188bc .word 0x080188bc
- 80047e8: 24000400 .word 0x24000400
- 80047ec: 080188dc .word 0x080188dc
- case srFail:
- dataToSend = 0;
- 80047f0: 2300 movs r3, #0
- 80047f2: f8a7 313c strh.w r3, [r7, #316] @ 0x13c
- if ((frameTimeout == pdTRUE) && (frameBytesCount > 2)) {
- 80047f6: f8d7 311c ldr.w r3, [r7, #284] @ 0x11c
- 80047fa: 2b01 cmp r3, #1
- 80047fc: d124 bne.n 8004848 <UartRxTask+0x494>
- 80047fe: f8b7 3124 ldrh.w r3, [r7, #292] @ 0x124
- 8004802: 2b02 cmp r3, #2
- 8004804: d920 bls.n 8004848 <UartRxTask+0x494>
- dataToSend = PrepareRespFrame (uartTaskData->uartTxBuffer, spFrameData.frameHeader.frameId, spFrameData.frameHeader.frameCommand, spTimeout, NULL, 0);
- 8004806: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800480a: 6898 ldr r0, [r3, #8]
- 800480c: f507 73a0 add.w r3, r7, #320 @ 0x140
- 8004810: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 8004814: 8819 ldrh r1, [r3, #0]
- 8004816: f507 73a0 add.w r3, r7, #320 @ 0x140
- 800481a: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 800481e: 789a ldrb r2, [r3, #2]
- 8004820: 2300 movs r3, #0
- 8004822: 9301 str r3, [sp, #4]
- 8004824: 2300 movs r3, #0
- 8004826: 9300 str r3, [sp, #0]
- 8004828: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 800482c: f7fe fcf0 bl 8003210 <PrepareRespFrame>
- 8004830: 4603 mov r3, r0
- 8004832: f8a7 313c strh.w r3, [r7, #316] @ 0x13c
- printf ("Uart%d: RX data receiver timeout!\n", uartTaskData->uartNumber);
- 8004836: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 800483a: f893 3034 ldrb.w r3, [r3, #52] @ 0x34
- 800483e: 4619 mov r1, r3
- 8004840: 4844 ldr r0, [pc, #272] @ (8004954 <UartRxTask+0x5a0>)
- 8004842: f013 f933 bl 8017aac <iprintf>
- 8004846: e03c b.n 80048c2 <UartRxTask+0x50e>
- } else if (!crcPass) {
- 8004848: f8d7 3138 ldr.w r3, [r7, #312] @ 0x138
- 800484c: 2b00 cmp r3, #0
- 800484e: d120 bne.n 8004892 <UartRxTask+0x4de>
- dataToSend = PrepareRespFrame (uartTaskData->uartTxBuffer, spFrameData.frameHeader.frameId, spFrameData.frameHeader.frameCommand, spCrcFail, NULL, 0);
- 8004850: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004854: 6898 ldr r0, [r3, #8]
- 8004856: f507 73a0 add.w r3, r7, #320 @ 0x140
- 800485a: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 800485e: 8819 ldrh r1, [r3, #0]
- 8004860: f507 73a0 add.w r3, r7, #320 @ 0x140
- 8004864: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 8004868: 789a ldrb r2, [r3, #2]
- 800486a: 2300 movs r3, #0
- 800486c: 9301 str r3, [sp, #4]
- 800486e: 2300 movs r3, #0
- 8004870: 9300 str r3, [sp, #0]
- 8004872: f06f 0301 mvn.w r3, #1
- 8004876: f7fe fccb bl 8003210 <PrepareRespFrame>
- 800487a: 4603 mov r3, r0
- 800487c: f8a7 313c strh.w r3, [r7, #316] @ 0x13c
- printf ("Uart%d: Frame CRC FAIL\n", uartTaskData->uartNumber);
- 8004880: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004884: f893 3034 ldrb.w r3, [r3, #52] @ 0x34
- 8004888: 4619 mov r1, r3
- 800488a: 4833 ldr r0, [pc, #204] @ (8004958 <UartRxTask+0x5a4>)
- 800488c: f013 f90e bl 8017aac <iprintf>
- 8004890: e017 b.n 80048c2 <UartRxTask+0x50e>
- } else {
- dataToSend = PrepareRespFrame (uartTaskData->uartTxBuffer, spFrameData.frameHeader.frameId, spFrameData.frameHeader.frameCommand, spInternalError, NULL, 0);
- 8004892: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004896: 6898 ldr r0, [r3, #8]
- 8004898: f507 73a0 add.w r3, r7, #320 @ 0x140
- 800489c: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 80048a0: 8819 ldrh r1, [r3, #0]
- 80048a2: f507 73a0 add.w r3, r7, #320 @ 0x140
- 80048a6: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 80048aa: 789a ldrb r2, [r3, #2]
- 80048ac: 2300 movs r3, #0
- 80048ae: 9301 str r3, [sp, #4]
- 80048b0: 2300 movs r3, #0
- 80048b2: 9300 str r3, [sp, #0]
- 80048b4: f06f 0303 mvn.w r3, #3
- 80048b8: f7fe fcaa bl 8003210 <PrepareRespFrame>
- 80048bc: 4603 mov r3, r0
- 80048be: f8a7 313c strh.w r3, [r7, #316] @ 0x13c
- }
- if (dataToSend > 0) {
- 80048c2: f8b7 313c ldrh.w r3, [r7, #316] @ 0x13c
- 80048c6: 2b00 cmp r3, #0
- 80048c8: d00a beq.n 80048e0 <UartRxTask+0x52c>
- HAL_UART_Transmit_IT (uartTaskData->huart, uartTaskData->uartTxBuffer, dataToSend);
- 80048ca: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80048ce: 6b18 ldr r0, [r3, #48] @ 0x30
- 80048d0: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80048d4: 689b ldr r3, [r3, #8]
- 80048d6: f8b7 213c ldrh.w r2, [r7, #316] @ 0x13c
- 80048da: 4619 mov r1, r3
- 80048dc: f00c f8ce bl 8010a7c <HAL_UART_Transmit_IT>
- }
- printf ("Uart%d: TX bytes sent: %d\n", dataToSend, uartTaskData->uartNumber);
- 80048e0: f8b7 113c ldrh.w r1, [r7, #316] @ 0x13c
- 80048e4: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 80048e8: f893 3034 ldrb.w r3, [r3, #52] @ 0x34
- 80048ec: 461a mov r2, r3
- 80048ee: 481b ldr r0, [pc, #108] @ (800495c <UartRxTask+0x5a8>)
- 80048f0: f013 f8dc bl 8017aac <iprintf>
- receverState = srFinish;
- 80048f4: 2305 movs r3, #5
- 80048f6: f887 3133 strb.w r3, [r7, #307] @ 0x133
- break;
- 80048fa: e024 b.n 8004946 <UartRxTask+0x592>
- case srFinish:
- default:
- osMutexAcquire (uartTaskData->rxDataBufferMutex, osWaitForever);
- 80048fc: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004900: 6a1b ldr r3, [r3, #32]
- 8004902: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004906: 4618 mov r0, r3
- 8004908: f00f f8e5 bl 8013ad6 <osMutexAcquire>
- uartTaskData->frameBytesCount = 0;
- 800490c: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004910: 2200 movs r2, #0
- 8004912: 82da strh r2, [r3, #22]
- osMutexRelease (uartTaskData->rxDataBufferMutex);
- 8004914: f8d7 312c ldr.w r3, [r7, #300] @ 0x12c
- 8004918: 6a1b ldr r3, [r3, #32]
- 800491a: 4618 mov r0, r3
- 800491c: f00f f926 bl 8013b6c <osMutexRelease>
- spFrameData.frameHeader.frameCommand = spUnknown;
- 8004920: f507 73a0 add.w r3, r7, #320 @ 0x140
- 8004924: f5a3 7398 sub.w r3, r3, #304 @ 0x130
- 8004928: 220f movs r2, #15
- 800492a: 709a strb r2, [r3, #2]
- frameTotalLength = 0;
- 800492c: 2300 movs r3, #0
- 800492e: f8a7 313e strh.w r3, [r7, #318] @ 0x13e
- outputDataBufferPos = 0;
- 8004932: 4b0b ldr r3, [pc, #44] @ (8004960 <UartRxTask+0x5ac>)
- 8004934: 2200 movs r2, #0
- 8004936: 801a strh r2, [r3, #0]
- receverState = srWaitForHeader;
- 8004938: 2300 movs r3, #0
- 800493a: f887 3133 strb.w r3, [r7, #307] @ 0x133
- proceed = pdFALSE;
- 800493e: 2300 movs r3, #0
- 8004940: f8c7 3134 str.w r3, [r7, #308] @ 0x134
- break;
- 8004944: bf00 nop
- while (proceed) {
- 8004946: f8d7 3134 ldr.w r3, [r7, #308] @ 0x134
- 800494a: 2b00 cmp r3, #0
- 800494c: f47f ade0 bne.w 8004510 <UartRxTask+0x15c>
- frameTimeout = !(xTaskNotifyWait (0, 0, &bytesRec, pdMS_TO_TICKS (FRAME_TIMEOUT_MS)));
- 8004950: e581 b.n 8004456 <UartRxTask+0xa2>
- 8004952: bf00 nop
- 8004954: 080188f4 .word 0x080188f4
- 8004958: 08018918 .word 0x08018918
- 800495c: 08018930 .word 0x08018930
- 8004960: 24000ca4 .word 0x24000ca4
- 08004964 <Uart1ReceivedDataProcessCallback>:
- void Uart8ReceivedDataProcessCallback (void* arg, SerialProtocolFrameData* spFrameData) {
- Uart1ReceivedDataProcessCallback (arg, spFrameData);
- }
- void Uart1ReceivedDataProcessCallback (void* arg, SerialProtocolFrameData* spFrameData) {
- 8004964: b590 push {r4, r7, lr}
- 8004966: b0a3 sub sp, #140 @ 0x8c
- 8004968: af06 add r7, sp, #24
- 800496a: 6078 str r0, [r7, #4]
- 800496c: 6039 str r1, [r7, #0]
- UartTaskData* uartTaskData = (UartTaskData*)arg;
- 800496e: 687b ldr r3, [r7, #4]
- 8004970: 64fb str r3, [r7, #76] @ 0x4c
- uint16_t dataToSend = 0;
- 8004972: 2300 movs r3, #0
- 8004974: f8a7 304a strh.w r3, [r7, #74] @ 0x4a
- outputDataBufferPos = 0;
- 8004978: 4ba3 ldr r3, [pc, #652] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 800497a: 2200 movs r2, #0
- 800497c: 801a strh r2, [r3, #0]
- uint16_t inputDataBufferPos = 0;
- 800497e: 2300 movs r3, #0
- 8004980: 86bb strh r3, [r7, #52] @ 0x34
- SerialProtocolRespStatus respStatus = spUnknownCommand;
- 8004982: 23fd movs r3, #253 @ 0xfd
- 8004984: f887 306f strb.w r3, [r7, #111] @ 0x6f
- switch (spFrameData->frameHeader.frameCommand) {
- 8004988: 683b ldr r3, [r7, #0]
- 800498a: 789b ldrb r3, [r3, #2]
- 800498c: 2b0e cmp r3, #14
- 800498e: f200 8473 bhi.w 8005278 <Uart1ReceivedDataProcessCallback+0x914>
- 8004992: a201 add r2, pc, #4 @ (adr r2, 8004998 <Uart1ReceivedDataProcessCallback+0x34>)
- 8004994: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8004998: 080049d5 .word 0x080049d5
- 800499c: 08004ac3 .word 0x08004ac3
- 80049a0: 08004c6d .word 0x08004c6d
- 80049a4: 08004d29 .word 0x08004d29
- 80049a8: 08004dcb .word 0x08004dcb
- 80049ac: 08004ee9 .word 0x08004ee9
- 80049b0: 08004f71 .word 0x08004f71
- 80049b4: 08004e6d .word 0x08004e6d
- 80049b8: 08004fc7 .word 0x08004fc7
- 80049bc: 08005039 .word 0x08005039
- 80049c0: 08005085 .word 0x08005085
- 80049c4: 080050d1 .word 0x080050d1
- 80049c8: 08005133 .word 0x08005133
- 80049cc: 08005197 .word 0x08005197
- 80049d0: 080051f9 .word 0x080051f9
- case spGetElectricalMeasurments:
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 80049d4: 4b8d ldr r3, [pc, #564] @ (8004c0c <Uart1ReceivedDataProcessCallback+0x2a8>)
- 80049d6: 681b ldr r3, [r3, #0]
- 80049d8: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80049dc: 4618 mov r0, r3
- 80049de: f00f f87a bl 8013ad6 <osMutexAcquire>
- 80049e2: 4603 mov r3, r0
- 80049e4: 2b00 cmp r3, #0
- 80049e6: d168 bne.n 8004aba <Uart1ReceivedDataProcessCallback+0x156>
- for (int i = 0; i < 3; i++) {
- 80049e8: 2300 movs r3, #0
- 80049ea: 66bb str r3, [r7, #104] @ 0x68
- 80049ec: e00b b.n 8004a06 <Uart1ReceivedDataProcessCallback+0xa2>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &resMeasurements.voltageRMS[i], sizeof (float));
- 80049ee: 6ebb ldr r3, [r7, #104] @ 0x68
- 80049f0: 009b lsls r3, r3, #2
- 80049f2: 4a87 ldr r2, [pc, #540] @ (8004c10 <Uart1ReceivedDataProcessCallback+0x2ac>)
- 80049f4: 441a add r2, r3
- 80049f6: 2304 movs r3, #4
- 80049f8: 4983 ldr r1, [pc, #524] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 80049fa: 4886 ldr r0, [pc, #536] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 80049fc: f7fe fba4 bl 8003148 <WriteDataToBuffer>
- for (int i = 0; i < 3; i++) {
- 8004a00: 6ebb ldr r3, [r7, #104] @ 0x68
- 8004a02: 3301 adds r3, #1
- 8004a04: 66bb str r3, [r7, #104] @ 0x68
- 8004a06: 6ebb ldr r3, [r7, #104] @ 0x68
- 8004a08: 2b02 cmp r3, #2
- 8004a0a: ddf0 ble.n 80049ee <Uart1ReceivedDataProcessCallback+0x8a>
- }
- for (int i = 0; i < 3; i++) {
- 8004a0c: 2300 movs r3, #0
- 8004a0e: 667b str r3, [r7, #100] @ 0x64
- 8004a10: e00d b.n 8004a2e <Uart1ReceivedDataProcessCallback+0xca>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &resMeasurements.voltagePeak[i], sizeof (float));
- 8004a12: 6e7b ldr r3, [r7, #100] @ 0x64
- 8004a14: 3302 adds r3, #2
- 8004a16: 009b lsls r3, r3, #2
- 8004a18: 4a7d ldr r2, [pc, #500] @ (8004c10 <Uart1ReceivedDataProcessCallback+0x2ac>)
- 8004a1a: 4413 add r3, r2
- 8004a1c: 1d1a adds r2, r3, #4
- 8004a1e: 2304 movs r3, #4
- 8004a20: 4979 ldr r1, [pc, #484] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004a22: 487c ldr r0, [pc, #496] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004a24: f7fe fb90 bl 8003148 <WriteDataToBuffer>
- for (int i = 0; i < 3; i++) {
- 8004a28: 6e7b ldr r3, [r7, #100] @ 0x64
- 8004a2a: 3301 adds r3, #1
- 8004a2c: 667b str r3, [r7, #100] @ 0x64
- 8004a2e: 6e7b ldr r3, [r7, #100] @ 0x64
- 8004a30: 2b02 cmp r3, #2
- 8004a32: ddee ble.n 8004a12 <Uart1ReceivedDataProcessCallback+0xae>
- }
- for (int i = 0; i < 3; i++) {
- 8004a34: 2300 movs r3, #0
- 8004a36: 663b str r3, [r7, #96] @ 0x60
- 8004a38: e00c b.n 8004a54 <Uart1ReceivedDataProcessCallback+0xf0>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &resMeasurements.currentRMS[i], sizeof (float));
- 8004a3a: 6e3b ldr r3, [r7, #96] @ 0x60
- 8004a3c: 3306 adds r3, #6
- 8004a3e: 009b lsls r3, r3, #2
- 8004a40: 4a73 ldr r2, [pc, #460] @ (8004c10 <Uart1ReceivedDataProcessCallback+0x2ac>)
- 8004a42: 441a add r2, r3
- 8004a44: 2304 movs r3, #4
- 8004a46: 4970 ldr r1, [pc, #448] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004a48: 4872 ldr r0, [pc, #456] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004a4a: f7fe fb7d bl 8003148 <WriteDataToBuffer>
- for (int i = 0; i < 3; i++) {
- 8004a4e: 6e3b ldr r3, [r7, #96] @ 0x60
- 8004a50: 3301 adds r3, #1
- 8004a52: 663b str r3, [r7, #96] @ 0x60
- 8004a54: 6e3b ldr r3, [r7, #96] @ 0x60
- 8004a56: 2b02 cmp r3, #2
- 8004a58: ddef ble.n 8004a3a <Uart1ReceivedDataProcessCallback+0xd6>
- }
- for (int i = 0; i < 3; i++) {
- 8004a5a: 2300 movs r3, #0
- 8004a5c: 65fb str r3, [r7, #92] @ 0x5c
- 8004a5e: e00d b.n 8004a7c <Uart1ReceivedDataProcessCallback+0x118>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &resMeasurements.currentPeak[i], sizeof (float));
- 8004a60: 6dfb ldr r3, [r7, #92] @ 0x5c
- 8004a62: 3308 adds r3, #8
- 8004a64: 009b lsls r3, r3, #2
- 8004a66: 4a6a ldr r2, [pc, #424] @ (8004c10 <Uart1ReceivedDataProcessCallback+0x2ac>)
- 8004a68: 4413 add r3, r2
- 8004a6a: 1d1a adds r2, r3, #4
- 8004a6c: 2304 movs r3, #4
- 8004a6e: 4966 ldr r1, [pc, #408] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004a70: 4868 ldr r0, [pc, #416] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004a72: f7fe fb69 bl 8003148 <WriteDataToBuffer>
- for (int i = 0; i < 3; i++) {
- 8004a76: 6dfb ldr r3, [r7, #92] @ 0x5c
- 8004a78: 3301 adds r3, #1
- 8004a7a: 65fb str r3, [r7, #92] @ 0x5c
- 8004a7c: 6dfb ldr r3, [r7, #92] @ 0x5c
- 8004a7e: 2b02 cmp r3, #2
- 8004a80: ddee ble.n 8004a60 <Uart1ReceivedDataProcessCallback+0xfc>
- }
- for (int i = 0; i < 3; i++) {
- 8004a82: 2300 movs r3, #0
- 8004a84: 65bb str r3, [r7, #88] @ 0x58
- 8004a86: e00c b.n 8004aa2 <Uart1ReceivedDataProcessCallback+0x13e>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &resMeasurements.power[i], sizeof (float));
- 8004a88: 6dbb ldr r3, [r7, #88] @ 0x58
- 8004a8a: 330c adds r3, #12
- 8004a8c: 009b lsls r3, r3, #2
- 8004a8e: 4a60 ldr r2, [pc, #384] @ (8004c10 <Uart1ReceivedDataProcessCallback+0x2ac>)
- 8004a90: 441a add r2, r3
- 8004a92: 2304 movs r3, #4
- 8004a94: 495c ldr r1, [pc, #368] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004a96: 485f ldr r0, [pc, #380] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004a98: f7fe fb56 bl 8003148 <WriteDataToBuffer>
- for (int i = 0; i < 3; i++) {
- 8004a9c: 6dbb ldr r3, [r7, #88] @ 0x58
- 8004a9e: 3301 adds r3, #1
- 8004aa0: 65bb str r3, [r7, #88] @ 0x58
- 8004aa2: 6dbb ldr r3, [r7, #88] @ 0x58
- 8004aa4: 2b02 cmp r3, #2
- 8004aa6: ddef ble.n 8004a88 <Uart1ReceivedDataProcessCallback+0x124>
- }
- osMutexRelease (resMeasurementsMutex);
- 8004aa8: 4b58 ldr r3, [pc, #352] @ (8004c0c <Uart1ReceivedDataProcessCallback+0x2a8>)
- 8004aaa: 681b ldr r3, [r3, #0]
- 8004aac: 4618 mov r0, r3
- 8004aae: f00f f85d bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8004ab2: 2300 movs r3, #0
- 8004ab4: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 8004ab8: e3e2 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 8004aba: 23fc movs r3, #252 @ 0xfc
- 8004abc: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004ac0: e3de b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spGetSensorMeasurments:
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 8004ac2: 4b55 ldr r3, [pc, #340] @ (8004c18 <Uart1ReceivedDataProcessCallback+0x2b4>)
- 8004ac4: 681b ldr r3, [r3, #0]
- 8004ac6: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004aca: 4618 mov r0, r3
- 8004acc: f00f f803 bl 8013ad6 <osMutexAcquire>
- 8004ad0: 4603 mov r3, r0
- 8004ad2: 2b00 cmp r3, #0
- 8004ad4: f040 8094 bne.w 8004c00 <Uart1ReceivedDataProcessCallback+0x29c>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.pvTemperature[0], sizeof (float));
- 8004ad8: 2304 movs r3, #4
- 8004ada: 4a50 ldr r2, [pc, #320] @ (8004c1c <Uart1ReceivedDataProcessCallback+0x2b8>)
- 8004adc: 494a ldr r1, [pc, #296] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004ade: 484d ldr r0, [pc, #308] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004ae0: f7fe fb32 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.pvTemperature[1], sizeof (float));
- 8004ae4: 2304 movs r3, #4
- 8004ae6: 4a4e ldr r2, [pc, #312] @ (8004c20 <Uart1ReceivedDataProcessCallback+0x2bc>)
- 8004ae8: 4947 ldr r1, [pc, #284] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004aea: 484a ldr r0, [pc, #296] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004aec: f7fe fb2c bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.fanVoltage, sizeof (float));
- 8004af0: 2304 movs r3, #4
- 8004af2: 4a4c ldr r2, [pc, #304] @ (8004c24 <Uart1ReceivedDataProcessCallback+0x2c0>)
- 8004af4: 4944 ldr r1, [pc, #272] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004af6: 4847 ldr r0, [pc, #284] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004af8: f7fe fb26 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.pvEncoderX, sizeof (float));
- 8004afc: 2304 movs r3, #4
- 8004afe: 4a4a ldr r2, [pc, #296] @ (8004c28 <Uart1ReceivedDataProcessCallback+0x2c4>)
- 8004b00: 4941 ldr r1, [pc, #260] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b02: 4844 ldr r0, [pc, #272] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b04: f7fe fb20 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.pvEncoderY, sizeof (float));
- 8004b08: 2304 movs r3, #4
- 8004b0a: 4a48 ldr r2, [pc, #288] @ (8004c2c <Uart1ReceivedDataProcessCallback+0x2c8>)
- 8004b0c: 493e ldr r1, [pc, #248] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b0e: 4841 ldr r0, [pc, #260] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b10: f7fe fb1a bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.motorXStatus, sizeof (uint8_t));
- 8004b14: 2301 movs r3, #1
- 8004b16: 4a46 ldr r2, [pc, #280] @ (8004c30 <Uart1ReceivedDataProcessCallback+0x2cc>)
- 8004b18: 493b ldr r1, [pc, #236] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b1a: 483e ldr r0, [pc, #248] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b1c: f7fe fb14 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.motorYStatus, sizeof (uint8_t));
- 8004b20: 2301 movs r3, #1
- 8004b22: 4a44 ldr r2, [pc, #272] @ (8004c34 <Uart1ReceivedDataProcessCallback+0x2d0>)
- 8004b24: 4938 ldr r1, [pc, #224] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b26: 483b ldr r0, [pc, #236] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b28: f7fe fb0e bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.motorXAveCurrent, sizeof (float));
- 8004b2c: 2304 movs r3, #4
- 8004b2e: 4a42 ldr r2, [pc, #264] @ (8004c38 <Uart1ReceivedDataProcessCallback+0x2d4>)
- 8004b30: 4935 ldr r1, [pc, #212] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b32: 4838 ldr r0, [pc, #224] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b34: f7fe fb08 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.motorYAveCurrent, sizeof (float));
- 8004b38: 2304 movs r3, #4
- 8004b3a: 4a40 ldr r2, [pc, #256] @ (8004c3c <Uart1ReceivedDataProcessCallback+0x2d8>)
- 8004b3c: 4932 ldr r1, [pc, #200] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b3e: 4835 ldr r0, [pc, #212] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b40: f7fe fb02 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.motorXPeakCurrent, sizeof (float));
- 8004b44: 2304 movs r3, #4
- 8004b46: 4a3e ldr r2, [pc, #248] @ (8004c40 <Uart1ReceivedDataProcessCallback+0x2dc>)
- 8004b48: 492f ldr r1, [pc, #188] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b4a: 4832 ldr r0, [pc, #200] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b4c: f7fe fafc bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.motorYPeakCurrent, sizeof (float));
- 8004b50: 2304 movs r3, #4
- 8004b52: 4a3c ldr r2, [pc, #240] @ (8004c44 <Uart1ReceivedDataProcessCallback+0x2e0>)
- 8004b54: 492c ldr r1, [pc, #176] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b56: 482f ldr r0, [pc, #188] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b58: f7fe faf6 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.limitXSwitchUp, sizeof (uint8_t));
- 8004b5c: 2301 movs r3, #1
- 8004b5e: 4a3a ldr r2, [pc, #232] @ (8004c48 <Uart1ReceivedDataProcessCallback+0x2e4>)
- 8004b60: 4929 ldr r1, [pc, #164] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b62: 482c ldr r0, [pc, #176] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b64: f7fe faf0 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.limitXSwitchDown, sizeof (uint8_t));
- 8004b68: 2301 movs r3, #1
- 8004b6a: 4a38 ldr r2, [pc, #224] @ (8004c4c <Uart1ReceivedDataProcessCallback+0x2e8>)
- 8004b6c: 4926 ldr r1, [pc, #152] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b6e: 4829 ldr r0, [pc, #164] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b70: f7fe faea bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.limitXSwitchCenter, sizeof (uint8_t));
- 8004b74: 2301 movs r3, #1
- 8004b76: 4a36 ldr r2, [pc, #216] @ (8004c50 <Uart1ReceivedDataProcessCallback+0x2ec>)
- 8004b78: 4923 ldr r1, [pc, #140] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b7a: 4826 ldr r0, [pc, #152] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b7c: f7fe fae4 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.limitYSwitchUp, sizeof (uint8_t));
- 8004b80: 2301 movs r3, #1
- 8004b82: 4a34 ldr r2, [pc, #208] @ (8004c54 <Uart1ReceivedDataProcessCallback+0x2f0>)
- 8004b84: 4920 ldr r1, [pc, #128] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b86: 4823 ldr r0, [pc, #140] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b88: f7fe fade bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.limitYSwitchDown, sizeof (uint8_t));
- 8004b8c: 2301 movs r3, #1
- 8004b8e: 4a32 ldr r2, [pc, #200] @ (8004c58 <Uart1ReceivedDataProcessCallback+0x2f4>)
- 8004b90: 491d ldr r1, [pc, #116] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b92: 4820 ldr r0, [pc, #128] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004b94: f7fe fad8 bl 8003148 <WriteDataToBuffer>
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.limitYSwitchCenter, sizeof (uint8_t));
- 8004b98: 2301 movs r3, #1
- 8004b9a: 4a30 ldr r2, [pc, #192] @ (8004c5c <Uart1ReceivedDataProcessCallback+0x2f8>)
- 8004b9c: 491a ldr r1, [pc, #104] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004b9e: 481d ldr r0, [pc, #116] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004ba0: f7fe fad2 bl 8003148 <WriteDataToBuffer>
- uint8_t comparatorOutput = HAL_COMP_GetOutputLevel (&hcomp1) == COMP_OUTPUT_LEVEL_HIGH ? 1 : 0;
- 8004ba4: 482e ldr r0, [pc, #184] @ (8004c60 <Uart1ReceivedDataProcessCallback+0x2fc>)
- 8004ba6: f002 f9e9 bl 8006f7c <HAL_COMP_GetOutputLevel>
- 8004baa: 4603 mov r3, r0
- 8004bac: 2b01 cmp r3, #1
- 8004bae: bf0c ite eq
- 8004bb0: 2301 moveq r3, #1
- 8004bb2: 2300 movne r3, #0
- 8004bb4: b2db uxtb r3, r3
- 8004bb6: f887 3037 strb.w r3, [r7, #55] @ 0x37
- sensorsInfo.powerSupplyFailMask = ~((comparatorOutput << 1) | HAL_GPIO_ReadPin (GPIOD, GPIO_PIN_3)) & 0x01;
- 8004bba: f897 3037 ldrb.w r3, [r7, #55] @ 0x37
- 8004bbe: 005c lsls r4, r3, #1
- 8004bc0: 2108 movs r1, #8
- 8004bc2: 4828 ldr r0, [pc, #160] @ (8004c64 <Uart1ReceivedDataProcessCallback+0x300>)
- 8004bc4: f005 ff92 bl 800aaec <HAL_GPIO_ReadPin>
- 8004bc8: 4603 mov r3, r0
- 8004bca: 4323 orrs r3, r4
- 8004bcc: f003 0301 and.w r3, r3, #1
- 8004bd0: 2b00 cmp r3, #0
- 8004bd2: bf0c ite eq
- 8004bd4: 2301 moveq r3, #1
- 8004bd6: 2300 movne r3, #0
- 8004bd8: b2db uxtb r3, r3
- 8004bda: 461a mov r2, r3
- 8004bdc: 4b0f ldr r3, [pc, #60] @ (8004c1c <Uart1ReceivedDataProcessCallback+0x2b8>)
- 8004bde: f883 202e strb.w r2, [r3, #46] @ 0x2e
- WriteDataToBuffer (outputDataBuffer, &outputDataBufferPos, &sensorsInfo.powerSupplyFailMask, sizeof (uint8_t));
- 8004be2: 2301 movs r3, #1
- 8004be4: 4a20 ldr r2, [pc, #128] @ (8004c68 <Uart1ReceivedDataProcessCallback+0x304>)
- 8004be6: 4908 ldr r1, [pc, #32] @ (8004c08 <Uart1ReceivedDataProcessCallback+0x2a4>)
- 8004be8: 480a ldr r0, [pc, #40] @ (8004c14 <Uart1ReceivedDataProcessCallback+0x2b0>)
- 8004bea: f7fe faad bl 8003148 <WriteDataToBuffer>
- osMutexRelease (sensorsInfoMutex);
- 8004bee: 4b0a ldr r3, [pc, #40] @ (8004c18 <Uart1ReceivedDataProcessCallback+0x2b4>)
- 8004bf0: 681b ldr r3, [r3, #0]
- 8004bf2: 4618 mov r0, r3
- 8004bf4: f00e ffba bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8004bf8: 2300 movs r3, #0
- 8004bfa: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 8004bfe: e33f b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 8004c00: 23fc movs r3, #252 @ 0xfc
- 8004c02: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004c06: e33b b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- 8004c08: 24000ca4 .word 0x24000ca4
- 8004c0c: 240007e4 .word 0x240007e4
- 8004c10: 240007f0 .word 0x240007f0
- 8004c14: 24000c24 .word 0x24000c24
- 8004c18: 240007e8 .word 0x240007e8
- 8004c1c: 2400082c .word 0x2400082c
- 8004c20: 24000830 .word 0x24000830
- 8004c24: 24000834 .word 0x24000834
- 8004c28: 24000838 .word 0x24000838
- 8004c2c: 2400083c .word 0x2400083c
- 8004c30: 24000840 .word 0x24000840
- 8004c34: 24000841 .word 0x24000841
- 8004c38: 24000844 .word 0x24000844
- 8004c3c: 24000848 .word 0x24000848
- 8004c40: 2400084c .word 0x2400084c
- 8004c44: 24000850 .word 0x24000850
- 8004c48: 24000854 .word 0x24000854
- 8004c4c: 24000855 .word 0x24000855
- 8004c50: 24000856 .word 0x24000856
- 8004c54: 24000857 .word 0x24000857
- 8004c58: 24000858 .word 0x24000858
- 8004c5c: 24000859 .word 0x24000859
- 8004c60: 240003d4 .word 0x240003d4
- 8004c64: 58020c00 .word 0x58020c00
- 8004c68: 2400085a .word 0x2400085a
- case spSetFanSpeed:
- osTimerStop (fanTimerHandle);
- 8004c6c: 4bb4 ldr r3, [pc, #720] @ (8004f40 <Uart1ReceivedDataProcessCallback+0x5dc>)
- 8004c6e: 681b ldr r3, [r3, #0]
- 8004c70: 4618 mov r0, r3
- 8004c72: f00e fe73 bl 801395c <osTimerStop>
- int32_t fanTimerPeriod = 0;
- 8004c76: 2300 movs r3, #0
- 8004c78: 633b str r3, [r7, #48] @ 0x30
- uint32_t pulse = 0;
- 8004c7a: 2300 movs r3, #0
- 8004c7c: 62fb str r3, [r7, #44] @ 0x2c
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, &pulse);
- 8004c7e: 683b ldr r3, [r7, #0]
- 8004c80: 330c adds r3, #12
- 8004c82: f107 022c add.w r2, r7, #44 @ 0x2c
- 8004c86: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004c8a: 4618 mov r0, r3
- 8004c8c: f7fe fa8d bl 80031aa <ReadWordFromBufer>
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&fanTimerPeriod);
- 8004c90: 683b ldr r3, [r7, #0]
- 8004c92: 330c adds r3, #12
- 8004c94: f107 0230 add.w r2, r7, #48 @ 0x30
- 8004c98: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004c9c: 4618 mov r0, r3
- 8004c9e: f7fe fa84 bl 80031aa <ReadWordFromBufer>
- fanTimerConfigOC.Pulse = pulse * 10;
- 8004ca2: 6afa ldr r2, [r7, #44] @ 0x2c
- 8004ca4: 4613 mov r3, r2
- 8004ca6: 009b lsls r3, r3, #2
- 8004ca8: 4413 add r3, r2
- 8004caa: 005b lsls r3, r3, #1
- 8004cac: 461a mov r2, r3
- 8004cae: 4ba5 ldr r3, [pc, #660] @ (8004f44 <Uart1ReceivedDataProcessCallback+0x5e0>)
- 8004cb0: 605a str r2, [r3, #4]
- if (HAL_TIM_PWM_ConfigChannel (&htim1, &fanTimerConfigOC, TIM_CHANNEL_2) != HAL_OK) {
- 8004cb2: 2204 movs r2, #4
- 8004cb4: 49a3 ldr r1, [pc, #652] @ (8004f44 <Uart1ReceivedDataProcessCallback+0x5e0>)
- 8004cb6: 48a4 ldr r0, [pc, #656] @ (8004f48 <Uart1ReceivedDataProcessCallback+0x5e4>)
- 8004cb8: f00a fcc6 bl 800f648 <HAL_TIM_PWM_ConfigChannel>
- 8004cbc: 4603 mov r3, r0
- 8004cbe: 2b00 cmp r3, #0
- 8004cc0: d001 beq.n 8004cc6 <Uart1ReceivedDataProcessCallback+0x362>
- Error_Handler ();
- 8004cc2: f7fd f8a5 bl 8001e10 <Error_Handler>
- }
- if (fanTimerPeriod > 0) {
- 8004cc6: 6b3b ldr r3, [r7, #48] @ 0x30
- 8004cc8: 2b00 cmp r3, #0
- 8004cca: dd0f ble.n 8004cec <Uart1ReceivedDataProcessCallback+0x388>
- osTimerStart (fanTimerHandle, fanTimerPeriod * 1000);
- 8004ccc: 4b9c ldr r3, [pc, #624] @ (8004f40 <Uart1ReceivedDataProcessCallback+0x5dc>)
- 8004cce: 681a ldr r2, [r3, #0]
- 8004cd0: 6b3b ldr r3, [r7, #48] @ 0x30
- 8004cd2: f44f 717a mov.w r1, #1000 @ 0x3e8
- 8004cd6: fb01 f303 mul.w r3, r1, r3
- 8004cda: 4619 mov r1, r3
- 8004cdc: 4610 mov r0, r2
- 8004cde: f00e fe0f bl 8013900 <osTimerStart>
- HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_2);
- 8004ce2: 2104 movs r1, #4
- 8004ce4: 4898 ldr r0, [pc, #608] @ (8004f48 <Uart1ReceivedDataProcessCallback+0x5e4>)
- 8004ce6: f009 ffb5 bl 800ec54 <HAL_TIM_PWM_Start>
- 8004cea: e019 b.n 8004d20 <Uart1ReceivedDataProcessCallback+0x3bc>
- } else if (fanTimerPeriod == 0) {
- 8004cec: 6b3b ldr r3, [r7, #48] @ 0x30
- 8004cee: 2b00 cmp r3, #0
- 8004cf0: d109 bne.n 8004d06 <Uart1ReceivedDataProcessCallback+0x3a2>
- osTimerStop (fanTimerHandle);
- 8004cf2: 4b93 ldr r3, [pc, #588] @ (8004f40 <Uart1ReceivedDataProcessCallback+0x5dc>)
- 8004cf4: 681b ldr r3, [r3, #0]
- 8004cf6: 4618 mov r0, r3
- 8004cf8: f00e fe30 bl 801395c <osTimerStop>
- HAL_TIM_PWM_Stop (&htim1, TIM_CHANNEL_2);
- 8004cfc: 2104 movs r1, #4
- 8004cfe: 4892 ldr r0, [pc, #584] @ (8004f48 <Uart1ReceivedDataProcessCallback+0x5e4>)
- 8004d00: f00a f8b6 bl 800ee70 <HAL_TIM_PWM_Stop>
- 8004d04: e00c b.n 8004d20 <Uart1ReceivedDataProcessCallback+0x3bc>
- } else if (fanTimerPeriod == -1) {
- 8004d06: 6b3b ldr r3, [r7, #48] @ 0x30
- 8004d08: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8004d0c: d108 bne.n 8004d20 <Uart1ReceivedDataProcessCallback+0x3bc>
- osTimerStop (fanTimerHandle);
- 8004d0e: 4b8c ldr r3, [pc, #560] @ (8004f40 <Uart1ReceivedDataProcessCallback+0x5dc>)
- 8004d10: 681b ldr r3, [r3, #0]
- 8004d12: 4618 mov r0, r3
- 8004d14: f00e fe22 bl 801395c <osTimerStop>
- HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_2);
- 8004d18: 2104 movs r1, #4
- 8004d1a: 488b ldr r0, [pc, #556] @ (8004f48 <Uart1ReceivedDataProcessCallback+0x5e4>)
- 8004d1c: f009 ff9a bl 800ec54 <HAL_TIM_PWM_Start>
- }
- respStatus = spOK;
- 8004d20: 2300 movs r3, #0
- 8004d22: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004d26: e2ab b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetMotorXOn:
- int32_t motorXPWMPulse = 0;
- 8004d28: 2300 movs r3, #0
- 8004d2a: 62bb str r3, [r7, #40] @ 0x28
- int32_t motorXTimerPeriod = 0;
- 8004d2c: 2300 movs r3, #0
- 8004d2e: 627b str r3, [r7, #36] @ 0x24
- uint32_t motorXStatus = 0;
- 8004d30: 2300 movs r3, #0
- 8004d32: 63bb str r3, [r7, #56] @ 0x38
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&motorXPWMPulse);
- 8004d34: 683b ldr r3, [r7, #0]
- 8004d36: 330c adds r3, #12
- 8004d38: f107 0228 add.w r2, r7, #40 @ 0x28
- 8004d3c: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004d40: 4618 mov r0, r3
- 8004d42: f7fe fa32 bl 80031aa <ReadWordFromBufer>
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&motorXTimerPeriod);
- 8004d46: 683b ldr r3, [r7, #0]
- 8004d48: 330c adds r3, #12
- 8004d4a: f107 0224 add.w r2, r7, #36 @ 0x24
- 8004d4e: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004d52: 4618 mov r0, r3
- 8004d54: f7fe fa29 bl 80031aa <ReadWordFromBufer>
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 8004d58: 4b7c ldr r3, [pc, #496] @ (8004f4c <Uart1ReceivedDataProcessCallback+0x5e8>)
- 8004d5a: 681b ldr r3, [r3, #0]
- 8004d5c: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004d60: 4618 mov r0, r3
- 8004d62: f00e feb8 bl 8013ad6 <osMutexAcquire>
- 8004d66: 4603 mov r3, r0
- 8004d68: 2b00 cmp r3, #0
- 8004d6a: d12a bne.n 8004dc2 <Uart1ReceivedDataProcessCallback+0x45e>
- motorXStatus =
- motorControl (&htim3, &motorXYTimerConfigOC, TIM_CHANNEL_1, TIM_CHANNEL_2, motorXTimerHandle, motorXPWMPulse, motorXTimerPeriod, sensorsInfo.limitXSwitchUp, sensorsInfo.limitXSwitchDown);
- 8004d6c: 4b78 ldr r3, [pc, #480] @ (8004f50 <Uart1ReceivedDataProcessCallback+0x5ec>)
- 8004d6e: 681b ldr r3, [r3, #0]
- 8004d70: 6aba ldr r2, [r7, #40] @ 0x28
- 8004d72: 6a79 ldr r1, [r7, #36] @ 0x24
- 8004d74: 4877 ldr r0, [pc, #476] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004d76: f890 0028 ldrb.w r0, [r0, #40] @ 0x28
- 8004d7a: 4c76 ldr r4, [pc, #472] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004d7c: f894 4029 ldrb.w r4, [r4, #41] @ 0x29
- 8004d80: 9404 str r4, [sp, #16]
- 8004d82: 9003 str r0, [sp, #12]
- 8004d84: 9102 str r1, [sp, #8]
- 8004d86: 9201 str r2, [sp, #4]
- 8004d88: 9300 str r3, [sp, #0]
- 8004d8a: 2304 movs r3, #4
- 8004d8c: 2200 movs r2, #0
- 8004d8e: 4972 ldr r1, [pc, #456] @ (8004f58 <Uart1ReceivedDataProcessCallback+0x5f4>)
- 8004d90: 4872 ldr r0, [pc, #456] @ (8004f5c <Uart1ReceivedDataProcessCallback+0x5f8>)
- 8004d92: f7fe f833 bl 8002dfc <motorControl>
- 8004d96: 4603 mov r3, r0
- motorXStatus =
- 8004d98: 63bb str r3, [r7, #56] @ 0x38
- sensorsInfo.motorXStatus = motorXStatus;
- 8004d9a: 6bbb ldr r3, [r7, #56] @ 0x38
- 8004d9c: b2da uxtb r2, r3
- 8004d9e: 4b6d ldr r3, [pc, #436] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004da0: 751a strb r2, [r3, #20]
- if (motorXStatus == 1) {
- 8004da2: 6bbb ldr r3, [r7, #56] @ 0x38
- 8004da4: 2b01 cmp r3, #1
- 8004da6: d103 bne.n 8004db0 <Uart1ReceivedDataProcessCallback+0x44c>
- sensorsInfo.motorXPeakCurrent = 0.0;
- 8004da8: 4b6a ldr r3, [pc, #424] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004daa: f04f 0200 mov.w r2, #0
- 8004dae: 621a str r2, [r3, #32]
- }
- osMutexRelease (sensorsInfoMutex);
- 8004db0: 4b66 ldr r3, [pc, #408] @ (8004f4c <Uart1ReceivedDataProcessCallback+0x5e8>)
- 8004db2: 681b ldr r3, [r3, #0]
- 8004db4: 4618 mov r0, r3
- 8004db6: f00e fed9 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8004dba: 2300 movs r3, #0
- 8004dbc: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 8004dc0: e25e b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 8004dc2: 23fc movs r3, #252 @ 0xfc
- 8004dc4: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004dc8: e25a b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetMotorYOn:
- int32_t motorYPWMPulse = 0;
- 8004dca: 2300 movs r3, #0
- 8004dcc: 623b str r3, [r7, #32]
- int32_t motorYTimerPeriod = 0;
- 8004dce: 2300 movs r3, #0
- 8004dd0: 61fb str r3, [r7, #28]
- uint32_t motorYStatus = 0;
- 8004dd2: 2300 movs r3, #0
- 8004dd4: 63fb str r3, [r7, #60] @ 0x3c
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&motorYPWMPulse);
- 8004dd6: 683b ldr r3, [r7, #0]
- 8004dd8: 330c adds r3, #12
- 8004dda: f107 0220 add.w r2, r7, #32
- 8004dde: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004de2: 4618 mov r0, r3
- 8004de4: f7fe f9e1 bl 80031aa <ReadWordFromBufer>
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&motorYTimerPeriod);
- 8004de8: 683b ldr r3, [r7, #0]
- 8004dea: 330c adds r3, #12
- 8004dec: f107 021c add.w r2, r7, #28
- 8004df0: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004df4: 4618 mov r0, r3
- 8004df6: f7fe f9d8 bl 80031aa <ReadWordFromBufer>
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 8004dfa: 4b54 ldr r3, [pc, #336] @ (8004f4c <Uart1ReceivedDataProcessCallback+0x5e8>)
- 8004dfc: 681b ldr r3, [r3, #0]
- 8004dfe: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004e02: 4618 mov r0, r3
- 8004e04: f00e fe67 bl 8013ad6 <osMutexAcquire>
- 8004e08: 4603 mov r3, r0
- 8004e0a: 2b00 cmp r3, #0
- 8004e0c: d12a bne.n 8004e64 <Uart1ReceivedDataProcessCallback+0x500>
- motorYStatus =
- motorControl (&htim3, &motorXYTimerConfigOC, TIM_CHANNEL_3, TIM_CHANNEL_4, motorYTimerHandle, motorYPWMPulse, motorYTimerPeriod, sensorsInfo.limitYSwitchUp, sensorsInfo.limitYSwitchDown);
- 8004e0e: 4b54 ldr r3, [pc, #336] @ (8004f60 <Uart1ReceivedDataProcessCallback+0x5fc>)
- 8004e10: 681b ldr r3, [r3, #0]
- 8004e12: 6a3a ldr r2, [r7, #32]
- 8004e14: 69f9 ldr r1, [r7, #28]
- 8004e16: 484f ldr r0, [pc, #316] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004e18: f890 002b ldrb.w r0, [r0, #43] @ 0x2b
- 8004e1c: 4c4d ldr r4, [pc, #308] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004e1e: f894 402c ldrb.w r4, [r4, #44] @ 0x2c
- 8004e22: 9404 str r4, [sp, #16]
- 8004e24: 9003 str r0, [sp, #12]
- 8004e26: 9102 str r1, [sp, #8]
- 8004e28: 9201 str r2, [sp, #4]
- 8004e2a: 9300 str r3, [sp, #0]
- 8004e2c: 230c movs r3, #12
- 8004e2e: 2208 movs r2, #8
- 8004e30: 4949 ldr r1, [pc, #292] @ (8004f58 <Uart1ReceivedDataProcessCallback+0x5f4>)
- 8004e32: 484a ldr r0, [pc, #296] @ (8004f5c <Uart1ReceivedDataProcessCallback+0x5f8>)
- 8004e34: f7fd ffe2 bl 8002dfc <motorControl>
- 8004e38: 4603 mov r3, r0
- motorYStatus =
- 8004e3a: 63fb str r3, [r7, #60] @ 0x3c
- sensorsInfo.motorYStatus = motorYStatus;
- 8004e3c: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8004e3e: b2da uxtb r2, r3
- 8004e40: 4b44 ldr r3, [pc, #272] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004e42: 755a strb r2, [r3, #21]
- if (motorYStatus == 1) {
- 8004e44: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8004e46: 2b01 cmp r3, #1
- 8004e48: d103 bne.n 8004e52 <Uart1ReceivedDataProcessCallback+0x4ee>
- sensorsInfo.motorYPeakCurrent = 0.0;
- 8004e4a: 4b42 ldr r3, [pc, #264] @ (8004f54 <Uart1ReceivedDataProcessCallback+0x5f0>)
- 8004e4c: f04f 0200 mov.w r2, #0
- 8004e50: 625a str r2, [r3, #36] @ 0x24
- }
- osMutexRelease (sensorsInfoMutex);
- 8004e52: 4b3e ldr r3, [pc, #248] @ (8004f4c <Uart1ReceivedDataProcessCallback+0x5e8>)
- 8004e54: 681b ldr r3, [r3, #0]
- 8004e56: 4618 mov r0, r3
- 8004e58: f00e fe88 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8004e5c: 2300 movs r3, #0
- 8004e5e: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 8004e62: e20d b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 8004e64: 23fc movs r3, #252 @ 0xfc
- 8004e66: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004e6a: e209 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetDiodeOn:
- osTimerStop (debugLedTimerHandle);
- 8004e6c: 4b3d ldr r3, [pc, #244] @ (8004f64 <Uart1ReceivedDataProcessCallback+0x600>)
- 8004e6e: 681b ldr r3, [r3, #0]
- 8004e70: 4618 mov r0, r3
- 8004e72: f00e fd73 bl 801395c <osTimerStop>
- int32_t dbgLedTimerPeriod = 0;
- 8004e76: 2300 movs r3, #0
- 8004e78: 61bb str r3, [r7, #24]
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&dbgLedTimerPeriod);
- 8004e7a: 683b ldr r3, [r7, #0]
- 8004e7c: 330c adds r3, #12
- 8004e7e: f107 0218 add.w r2, r7, #24
- 8004e82: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004e86: 4618 mov r0, r3
- 8004e88: f7fe f98f bl 80031aa <ReadWordFromBufer>
- if (dbgLedTimerPeriod > 0) {
- 8004e8c: 69bb ldr r3, [r7, #24]
- 8004e8e: 2b00 cmp r3, #0
- 8004e90: dd0e ble.n 8004eb0 <Uart1ReceivedDataProcessCallback+0x54c>
- osTimerStart (debugLedTimerHandle, dbgLedTimerPeriod * 1000);
- 8004e92: 4b34 ldr r3, [pc, #208] @ (8004f64 <Uart1ReceivedDataProcessCallback+0x600>)
- 8004e94: 681a ldr r2, [r3, #0]
- 8004e96: 69bb ldr r3, [r7, #24]
- 8004e98: f44f 717a mov.w r1, #1000 @ 0x3e8
- 8004e9c: fb01 f303 mul.w r3, r1, r3
- 8004ea0: 4619 mov r1, r3
- 8004ea2: 4610 mov r0, r2
- 8004ea4: f00e fd2c bl 8013900 <osTimerStart>
- DbgLEDOn (DBG_LED1);
- 8004ea8: 2010 movs r0, #16
- 8004eaa: f7fd ff19 bl 8002ce0 <DbgLEDOn>
- 8004eae: e017 b.n 8004ee0 <Uart1ReceivedDataProcessCallback+0x57c>
- } else if (dbgLedTimerPeriod == 0) {
- 8004eb0: 69bb ldr r3, [r7, #24]
- 8004eb2: 2b00 cmp r3, #0
- 8004eb4: d108 bne.n 8004ec8 <Uart1ReceivedDataProcessCallback+0x564>
- osTimerStop (debugLedTimerHandle);
- 8004eb6: 4b2b ldr r3, [pc, #172] @ (8004f64 <Uart1ReceivedDataProcessCallback+0x600>)
- 8004eb8: 681b ldr r3, [r3, #0]
- 8004eba: 4618 mov r0, r3
- 8004ebc: f00e fd4e bl 801395c <osTimerStop>
- DbgLEDOff (DBG_LED1);
- 8004ec0: 2010 movs r0, #16
- 8004ec2: f7fd ff1f bl 8002d04 <DbgLEDOff>
- 8004ec6: e00b b.n 8004ee0 <Uart1ReceivedDataProcessCallback+0x57c>
- } else if (dbgLedTimerPeriod == -1) {
- 8004ec8: 69bb ldr r3, [r7, #24]
- 8004eca: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8004ece: d107 bne.n 8004ee0 <Uart1ReceivedDataProcessCallback+0x57c>
- osTimerStop (debugLedTimerHandle);
- 8004ed0: 4b24 ldr r3, [pc, #144] @ (8004f64 <Uart1ReceivedDataProcessCallback+0x600>)
- 8004ed2: 681b ldr r3, [r3, #0]
- 8004ed4: 4618 mov r0, r3
- 8004ed6: f00e fd41 bl 801395c <osTimerStop>
- DbgLEDOn (DBG_LED1);
- 8004eda: 2010 movs r0, #16
- 8004edc: f7fd ff00 bl 8002ce0 <DbgLEDOn>
- }
- respStatus = spOK;
- 8004ee0: 2300 movs r3, #0
- 8004ee2: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004ee6: e1cb b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetmotorXMaxCurrent:
- float motorXMaxCurrent = 0;
- 8004ee8: f04f 0300 mov.w r3, #0
- 8004eec: 617b str r3, [r7, #20]
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&motorXMaxCurrent);
- 8004eee: 683b ldr r3, [r7, #0]
- 8004ef0: 330c adds r3, #12
- 8004ef2: f107 0214 add.w r2, r7, #20
- 8004ef6: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004efa: 4618 mov r0, r3
- 8004efc: f7fe f955 bl 80031aa <ReadWordFromBufer>
- uint32_t dacDataCh1 = (uint32_t)(4095 * motorXMaxCurrent / (EXT_VREF_mV * 0.001));
- 8004f00: edd7 7a05 vldr s15, [r7, #20]
- 8004f04: ed9f 7a19 vldr s14, [pc, #100] @ 8004f6c <Uart1ReceivedDataProcessCallback+0x608>
- 8004f08: ee67 7a87 vmul.f32 s15, s15, s14
- 8004f0c: eeb7 6ae7 vcvt.f64.f32 d6, s15
- 8004f10: eeb0 5b08 vmov.f64 d5, #8 @ 0x40400000 3.0
- 8004f14: ee86 7b05 vdiv.f64 d7, d6, d5
- 8004f18: eefc 7bc7 vcvt.u32.f64 s15, d7
- 8004f1c: ee17 3a90 vmov r3, s15
- 8004f20: 643b str r3, [r7, #64] @ 0x40
- HAL_DAC_SetValue (&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dacDataCh1);
- 8004f22: 6c3b ldr r3, [r7, #64] @ 0x40
- 8004f24: 2200 movs r2, #0
- 8004f26: 2100 movs r1, #0
- 8004f28: 480f ldr r0, [pc, #60] @ (8004f68 <Uart1ReceivedDataProcessCallback+0x604>)
- 8004f2a: f002 fc72 bl 8007812 <HAL_DAC_SetValue>
- HAL_DAC_Start (&hdac1, DAC_CHANNEL_1);
- 8004f2e: 2100 movs r1, #0
- 8004f30: 480d ldr r0, [pc, #52] @ (8004f68 <Uart1ReceivedDataProcessCallback+0x604>)
- 8004f32: f002 fbc1 bl 80076b8 <HAL_DAC_Start>
- respStatus = spOK;
- 8004f36: 2300 movs r3, #0
- 8004f38: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004f3c: e1a0 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- 8004f3e: bf00 nop
- 8004f40: 240006d8 .word 0x240006d8
- 8004f44: 24000768 .word 0x24000768
- 8004f48: 2400044c .word 0x2400044c
- 8004f4c: 240007e8 .word 0x240007e8
- 8004f50: 24000708 .word 0x24000708
- 8004f54: 2400082c .word 0x2400082c
- 8004f58: 24000784 .word 0x24000784
- 8004f5c: 240004e4 .word 0x240004e4
- 8004f60: 24000738 .word 0x24000738
- 8004f64: 240006a8 .word 0x240006a8
- 8004f68: 24000424 .word 0x24000424
- 8004f6c: 457ff000 .word 0x457ff000
- case spSetmotorYMaxCurrent:
- float motorYMaxCurrent = 0;
- 8004f70: f04f 0300 mov.w r3, #0
- 8004f74: 613b str r3, [r7, #16]
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&motorYMaxCurrent);
- 8004f76: 683b ldr r3, [r7, #0]
- 8004f78: 330c adds r3, #12
- 8004f7a: f107 0210 add.w r2, r7, #16
- 8004f7e: f107 0134 add.w r1, r7, #52 @ 0x34
- 8004f82: 4618 mov r0, r3
- 8004f84: f7fe f911 bl 80031aa <ReadWordFromBufer>
- uint32_t dacDataCh2 = (uint32_t)(4095 * motorYMaxCurrent / (EXT_VREF_mV * 0.001));
- 8004f88: edd7 7a04 vldr s15, [r7, #16]
- 8004f8c: ed1f 7a09 vldr s14, [pc, #-36] @ 8004f6c <Uart1ReceivedDataProcessCallback+0x608>
- 8004f90: ee67 7a87 vmul.f32 s15, s15, s14
- 8004f94: eeb7 6ae7 vcvt.f64.f32 d6, s15
- 8004f98: eeb0 5b08 vmov.f64 d5, #8 @ 0x40400000 3.0
- 8004f9c: ee86 7b05 vdiv.f64 d7, d6, d5
- 8004fa0: eefc 7bc7 vcvt.u32.f64 s15, d7
- 8004fa4: ee17 3a90 vmov r3, s15
- 8004fa8: 647b str r3, [r7, #68] @ 0x44
- HAL_DAC_SetValue (&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dacDataCh2);
- 8004faa: 6c7b ldr r3, [r7, #68] @ 0x44
- 8004fac: 2200 movs r2, #0
- 8004fae: 2110 movs r1, #16
- 8004fb0: 48aa ldr r0, [pc, #680] @ (800525c <Uart1ReceivedDataProcessCallback+0x8f8>)
- 8004fb2: f002 fc2e bl 8007812 <HAL_DAC_SetValue>
- HAL_DAC_Start (&hdac1, DAC_CHANNEL_2);
- 8004fb6: 2110 movs r1, #16
- 8004fb8: 48a8 ldr r0, [pc, #672] @ (800525c <Uart1ReceivedDataProcessCallback+0x8f8>)
- 8004fba: f002 fb7d bl 80076b8 <HAL_DAC_Start>
- respStatus = spOK;
- 8004fbe: 2300 movs r3, #0
- 8004fc0: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8004fc4: e15c b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spClearPeakMeasurments:
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 8004fc6: 4ba6 ldr r3, [pc, #664] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 8004fc8: 681b ldr r3, [r3, #0]
- 8004fca: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8004fce: 4618 mov r0, r3
- 8004fd0: f00e fd81 bl 8013ad6 <osMutexAcquire>
- 8004fd4: 4603 mov r3, r0
- 8004fd6: 2b00 cmp r3, #0
- 8004fd8: d12a bne.n 8005030 <Uart1ReceivedDataProcessCallback+0x6cc>
- for (int i = 0; i < 3; i++) {
- 8004fda: 2300 movs r3, #0
- 8004fdc: 657b str r3, [r7, #84] @ 0x54
- 8004fde: e01b b.n 8005018 <Uart1ReceivedDataProcessCallback+0x6b4>
- resMeasurements.voltagePeak[i] = resMeasurements.voltageRMS[i];
- 8004fe0: 4aa0 ldr r2, [pc, #640] @ (8005264 <Uart1ReceivedDataProcessCallback+0x900>)
- 8004fe2: 6d7b ldr r3, [r7, #84] @ 0x54
- 8004fe4: 009b lsls r3, r3, #2
- 8004fe6: 4413 add r3, r2
- 8004fe8: 681a ldr r2, [r3, #0]
- 8004fea: 499e ldr r1, [pc, #632] @ (8005264 <Uart1ReceivedDataProcessCallback+0x900>)
- 8004fec: 6d7b ldr r3, [r7, #84] @ 0x54
- 8004fee: 3302 adds r3, #2
- 8004ff0: 009b lsls r3, r3, #2
- 8004ff2: 440b add r3, r1
- 8004ff4: 3304 adds r3, #4
- 8004ff6: 601a str r2, [r3, #0]
- resMeasurements.currentPeak[i] = resMeasurements.currentRMS[i];
- 8004ff8: 4a9a ldr r2, [pc, #616] @ (8005264 <Uart1ReceivedDataProcessCallback+0x900>)
- 8004ffa: 6d7b ldr r3, [r7, #84] @ 0x54
- 8004ffc: 3306 adds r3, #6
- 8004ffe: 009b lsls r3, r3, #2
- 8005000: 4413 add r3, r2
- 8005002: 681a ldr r2, [r3, #0]
- 8005004: 4997 ldr r1, [pc, #604] @ (8005264 <Uart1ReceivedDataProcessCallback+0x900>)
- 8005006: 6d7b ldr r3, [r7, #84] @ 0x54
- 8005008: 3308 adds r3, #8
- 800500a: 009b lsls r3, r3, #2
- 800500c: 440b add r3, r1
- 800500e: 3304 adds r3, #4
- 8005010: 601a str r2, [r3, #0]
- for (int i = 0; i < 3; i++) {
- 8005012: 6d7b ldr r3, [r7, #84] @ 0x54
- 8005014: 3301 adds r3, #1
- 8005016: 657b str r3, [r7, #84] @ 0x54
- 8005018: 6d7b ldr r3, [r7, #84] @ 0x54
- 800501a: 2b02 cmp r3, #2
- 800501c: dde0 ble.n 8004fe0 <Uart1ReceivedDataProcessCallback+0x67c>
- }
- osMutexRelease (resMeasurementsMutex);
- 800501e: 4b90 ldr r3, [pc, #576] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 8005020: 681b ldr r3, [r3, #0]
- 8005022: 4618 mov r0, r3
- 8005024: f00e fda2 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8005028: 2300 movs r3, #0
- 800502a: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 800502e: e127 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 8005030: 23fc movs r3, #252 @ 0xfc
- 8005032: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8005036: e123 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetEncoderXValue:
- float enocoderXValue = 0;
- 8005038: f04f 0300 mov.w r3, #0
- 800503c: 60fb str r3, [r7, #12]
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&enocoderXValue);
- 800503e: 683b ldr r3, [r7, #0]
- 8005040: 330c adds r3, #12
- 8005042: f107 020c add.w r2, r7, #12
- 8005046: f107 0134 add.w r1, r7, #52 @ 0x34
- 800504a: 4618 mov r0, r3
- 800504c: f7fe f8ad bl 80031aa <ReadWordFromBufer>
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 8005050: 4b85 ldr r3, [pc, #532] @ (8005268 <Uart1ReceivedDataProcessCallback+0x904>)
- 8005052: 681b ldr r3, [r3, #0]
- 8005054: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8005058: 4618 mov r0, r3
- 800505a: f00e fd3c bl 8013ad6 <osMutexAcquire>
- 800505e: 4603 mov r3, r0
- 8005060: 2b00 cmp r3, #0
- 8005062: d10b bne.n 800507c <Uart1ReceivedDataProcessCallback+0x718>
- sensorsInfo.pvEncoderX = enocoderXValue;
- 8005064: 68fb ldr r3, [r7, #12]
- 8005066: 4a81 ldr r2, [pc, #516] @ (800526c <Uart1ReceivedDataProcessCallback+0x908>)
- 8005068: 60d3 str r3, [r2, #12]
- osMutexRelease (sensorsInfoMutex);
- 800506a: 4b7f ldr r3, [pc, #508] @ (8005268 <Uart1ReceivedDataProcessCallback+0x904>)
- 800506c: 681b ldr r3, [r3, #0]
- 800506e: 4618 mov r0, r3
- 8005070: f00e fd7c bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8005074: 2300 movs r3, #0
- 8005076: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 800507a: e101 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 800507c: 23fc movs r3, #252 @ 0xfc
- 800507e: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8005082: e0fd b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetEncoderYValue:
- float enocoderYValue = 0;
- 8005084: f04f 0300 mov.w r3, #0
- 8005088: 60bb str r3, [r7, #8]
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&enocoderYValue);
- 800508a: 683b ldr r3, [r7, #0]
- 800508c: 330c adds r3, #12
- 800508e: f107 0208 add.w r2, r7, #8
- 8005092: f107 0134 add.w r1, r7, #52 @ 0x34
- 8005096: 4618 mov r0, r3
- 8005098: f7fe f887 bl 80031aa <ReadWordFromBufer>
- if (osMutexAcquire (sensorsInfoMutex, osWaitForever) == osOK) {
- 800509c: 4b72 ldr r3, [pc, #456] @ (8005268 <Uart1ReceivedDataProcessCallback+0x904>)
- 800509e: 681b ldr r3, [r3, #0]
- 80050a0: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80050a4: 4618 mov r0, r3
- 80050a6: f00e fd16 bl 8013ad6 <osMutexAcquire>
- 80050aa: 4603 mov r3, r0
- 80050ac: 2b00 cmp r3, #0
- 80050ae: d10b bne.n 80050c8 <Uart1ReceivedDataProcessCallback+0x764>
- sensorsInfo.pvEncoderY = enocoderYValue;
- 80050b0: 68bb ldr r3, [r7, #8]
- 80050b2: 4a6e ldr r2, [pc, #440] @ (800526c <Uart1ReceivedDataProcessCallback+0x908>)
- 80050b4: 6113 str r3, [r2, #16]
- osMutexRelease (sensorsInfoMutex);
- 80050b6: 4b6c ldr r3, [pc, #432] @ (8005268 <Uart1ReceivedDataProcessCallback+0x904>)
- 80050b8: 681b ldr r3, [r3, #0]
- 80050ba: 4618 mov r0, r3
- 80050bc: f00e fd56 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 80050c0: 2300 movs r3, #0
- 80050c2: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 80050c6: e0db b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 80050c8: 23fc movs r3, #252 @ 0xfc
- 80050ca: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 80050ce: e0d7 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetVoltageMeasGains:
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 80050d0: 4b63 ldr r3, [pc, #396] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 80050d2: 681b ldr r3, [r3, #0]
- 80050d4: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80050d8: 4618 mov r0, r3
- 80050da: f00e fcfc bl 8013ad6 <osMutexAcquire>
- 80050de: 4603 mov r3, r0
- 80050e0: 2b00 cmp r3, #0
- 80050e2: d122 bne.n 800512a <Uart1ReceivedDataProcessCallback+0x7c6>
- for (uint8_t i = 0; i < 3; i++) {
- 80050e4: 2300 movs r3, #0
- 80050e6: f887 3053 strb.w r3, [r7, #83] @ 0x53
- 80050ea: e011 b.n 8005110 <Uart1ReceivedDataProcessCallback+0x7ac>
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&U_MeasCorrectionData[i].gain);
- 80050ec: 683b ldr r3, [r7, #0]
- 80050ee: f103 000c add.w r0, r3, #12
- 80050f2: f897 3053 ldrb.w r3, [r7, #83] @ 0x53
- 80050f6: 00db lsls r3, r3, #3
- 80050f8: 4a5d ldr r2, [pc, #372] @ (8005270 <Uart1ReceivedDataProcessCallback+0x90c>)
- 80050fa: 441a add r2, r3
- 80050fc: f107 0334 add.w r3, r7, #52 @ 0x34
- 8005100: 4619 mov r1, r3
- 8005102: f7fe f852 bl 80031aa <ReadWordFromBufer>
- for (uint8_t i = 0; i < 3; i++) {
- 8005106: f897 3053 ldrb.w r3, [r7, #83] @ 0x53
- 800510a: 3301 adds r3, #1
- 800510c: f887 3053 strb.w r3, [r7, #83] @ 0x53
- 8005110: f897 3053 ldrb.w r3, [r7, #83] @ 0x53
- 8005114: 2b02 cmp r3, #2
- 8005116: d9e9 bls.n 80050ec <Uart1ReceivedDataProcessCallback+0x788>
- }
- osMutexRelease (resMeasurementsMutex);
- 8005118: 4b51 ldr r3, [pc, #324] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 800511a: 681b ldr r3, [r3, #0]
- 800511c: 4618 mov r0, r3
- 800511e: f00e fd25 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8005122: 2300 movs r3, #0
- 8005124: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 8005128: e0aa b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 800512a: 23fc movs r3, #252 @ 0xfc
- 800512c: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8005130: e0a6 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetVoltageMeasOffsets:
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 8005132: 4b4b ldr r3, [pc, #300] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 8005134: 681b ldr r3, [r3, #0]
- 8005136: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 800513a: 4618 mov r0, r3
- 800513c: f00e fccb bl 8013ad6 <osMutexAcquire>
- 8005140: 4603 mov r3, r0
- 8005142: 2b00 cmp r3, #0
- 8005144: d123 bne.n 800518e <Uart1ReceivedDataProcessCallback+0x82a>
- for (uint8_t i = 0; i < 3; i++) {
- 8005146: 2300 movs r3, #0
- 8005148: f887 3052 strb.w r3, [r7, #82] @ 0x52
- 800514c: e012 b.n 8005174 <Uart1ReceivedDataProcessCallback+0x810>
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&U_MeasCorrectionData[i].offset);
- 800514e: 683b ldr r3, [r7, #0]
- 8005150: f103 000c add.w r0, r3, #12
- 8005154: f897 3052 ldrb.w r3, [r7, #82] @ 0x52
- 8005158: 00db lsls r3, r3, #3
- 800515a: 4a45 ldr r2, [pc, #276] @ (8005270 <Uart1ReceivedDataProcessCallback+0x90c>)
- 800515c: 4413 add r3, r2
- 800515e: 1d1a adds r2, r3, #4
- 8005160: f107 0334 add.w r3, r7, #52 @ 0x34
- 8005164: 4619 mov r1, r3
- 8005166: f7fe f820 bl 80031aa <ReadWordFromBufer>
- for (uint8_t i = 0; i < 3; i++) {
- 800516a: f897 3052 ldrb.w r3, [r7, #82] @ 0x52
- 800516e: 3301 adds r3, #1
- 8005170: f887 3052 strb.w r3, [r7, #82] @ 0x52
- 8005174: f897 3052 ldrb.w r3, [r7, #82] @ 0x52
- 8005178: 2b02 cmp r3, #2
- 800517a: d9e8 bls.n 800514e <Uart1ReceivedDataProcessCallback+0x7ea>
- }
- osMutexRelease (resMeasurementsMutex);
- 800517c: 4b38 ldr r3, [pc, #224] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 800517e: 681b ldr r3, [r3, #0]
- 8005180: 4618 mov r0, r3
- 8005182: f00e fcf3 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 8005186: 2300 movs r3, #0
- 8005188: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 800518c: e078 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 800518e: 23fc movs r3, #252 @ 0xfc
- 8005190: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 8005194: e074 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetCurrentMeasGains:
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 8005196: 4b32 ldr r3, [pc, #200] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 8005198: 681b ldr r3, [r3, #0]
- 800519a: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 800519e: 4618 mov r0, r3
- 80051a0: f00e fc99 bl 8013ad6 <osMutexAcquire>
- 80051a4: 4603 mov r3, r0
- 80051a6: 2b00 cmp r3, #0
- 80051a8: d122 bne.n 80051f0 <Uart1ReceivedDataProcessCallback+0x88c>
- for (uint8_t i = 0; i < 3; i++) {
- 80051aa: 2300 movs r3, #0
- 80051ac: f887 3051 strb.w r3, [r7, #81] @ 0x51
- 80051b0: e011 b.n 80051d6 <Uart1ReceivedDataProcessCallback+0x872>
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&I_MeasCorrectionData[i].gain);
- 80051b2: 683b ldr r3, [r7, #0]
- 80051b4: f103 000c add.w r0, r3, #12
- 80051b8: f897 3051 ldrb.w r3, [r7, #81] @ 0x51
- 80051bc: 00db lsls r3, r3, #3
- 80051be: 4a2d ldr r2, [pc, #180] @ (8005274 <Uart1ReceivedDataProcessCallback+0x910>)
- 80051c0: 441a add r2, r3
- 80051c2: f107 0334 add.w r3, r7, #52 @ 0x34
- 80051c6: 4619 mov r1, r3
- 80051c8: f7fd ffef bl 80031aa <ReadWordFromBufer>
- for (uint8_t i = 0; i < 3; i++) {
- 80051cc: f897 3051 ldrb.w r3, [r7, #81] @ 0x51
- 80051d0: 3301 adds r3, #1
- 80051d2: f887 3051 strb.w r3, [r7, #81] @ 0x51
- 80051d6: f897 3051 ldrb.w r3, [r7, #81] @ 0x51
- 80051da: 2b02 cmp r3, #2
- 80051dc: d9e9 bls.n 80051b2 <Uart1ReceivedDataProcessCallback+0x84e>
- }
- osMutexRelease (resMeasurementsMutex);
- 80051de: 4b20 ldr r3, [pc, #128] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 80051e0: 681b ldr r3, [r3, #0]
- 80051e2: 4618 mov r0, r3
- 80051e4: f00e fcc2 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 80051e8: 2300 movs r3, #0
- 80051ea: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 80051ee: e047 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 80051f0: 23fc movs r3, #252 @ 0xfc
- 80051f2: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 80051f6: e043 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- case spSetCurrentMeasOffsets:
- if (osMutexAcquire (resMeasurementsMutex, osWaitForever) == osOK) {
- 80051f8: 4b19 ldr r3, [pc, #100] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 80051fa: 681b ldr r3, [r3, #0]
- 80051fc: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 8005200: 4618 mov r0, r3
- 8005202: f00e fc68 bl 8013ad6 <osMutexAcquire>
- 8005206: 4603 mov r3, r0
- 8005208: 2b00 cmp r3, #0
- 800520a: d123 bne.n 8005254 <Uart1ReceivedDataProcessCallback+0x8f0>
- for (uint8_t i = 0; i < 3; i++) {
- 800520c: 2300 movs r3, #0
- 800520e: f887 3050 strb.w r3, [r7, #80] @ 0x50
- 8005212: e012 b.n 800523a <Uart1ReceivedDataProcessCallback+0x8d6>
- ReadWordFromBufer (spFrameData->dataBuffer, &inputDataBufferPos, (uint32_t*)&I_MeasCorrectionData[i].offset);
- 8005214: 683b ldr r3, [r7, #0]
- 8005216: f103 000c add.w r0, r3, #12
- 800521a: f897 3050 ldrb.w r3, [r7, #80] @ 0x50
- 800521e: 00db lsls r3, r3, #3
- 8005220: 4a14 ldr r2, [pc, #80] @ (8005274 <Uart1ReceivedDataProcessCallback+0x910>)
- 8005222: 4413 add r3, r2
- 8005224: 1d1a adds r2, r3, #4
- 8005226: f107 0334 add.w r3, r7, #52 @ 0x34
- 800522a: 4619 mov r1, r3
- 800522c: f7fd ffbd bl 80031aa <ReadWordFromBufer>
- for (uint8_t i = 0; i < 3; i++) {
- 8005230: f897 3050 ldrb.w r3, [r7, #80] @ 0x50
- 8005234: 3301 adds r3, #1
- 8005236: f887 3050 strb.w r3, [r7, #80] @ 0x50
- 800523a: f897 3050 ldrb.w r3, [r7, #80] @ 0x50
- 800523e: 2b02 cmp r3, #2
- 8005240: d9e8 bls.n 8005214 <Uart1ReceivedDataProcessCallback+0x8b0>
- }
- osMutexRelease (resMeasurementsMutex);
- 8005242: 4b07 ldr r3, [pc, #28] @ (8005260 <Uart1ReceivedDataProcessCallback+0x8fc>)
- 8005244: 681b ldr r3, [r3, #0]
- 8005246: 4618 mov r0, r3
- 8005248: f00e fc90 bl 8013b6c <osMutexRelease>
- respStatus = spOK;
- 800524c: 2300 movs r3, #0
- 800524e: f887 306f strb.w r3, [r7, #111] @ 0x6f
- } else {
- respStatus = spInternalError;
- }
- break;
- 8005252: e015 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- respStatus = spInternalError;
- 8005254: 23fc movs r3, #252 @ 0xfc
- 8005256: f887 306f strb.w r3, [r7, #111] @ 0x6f
- break;
- 800525a: e011 b.n 8005280 <Uart1ReceivedDataProcessCallback+0x91c>
- 800525c: 24000424 .word 0x24000424
- 8005260: 240007e4 .word 0x240007e4
- 8005264: 240007f0 .word 0x240007f0
- 8005268: 240007e8 .word 0x240007e8
- 800526c: 2400082c .word 0x2400082c
- 8005270: 24000000 .word 0x24000000
- 8005274: 24000018 .word 0x24000018
- default: respStatus = spUnknownCommand; break;
- 8005278: 23fd movs r3, #253 @ 0xfd
- 800527a: f887 306f strb.w r3, [r7, #111] @ 0x6f
- 800527e: bf00 nop
- }
- dataToSend = PrepareRespFrame (uartTaskData->uartTxBuffer, spFrameData->frameHeader.frameId, spFrameData->frameHeader.frameCommand, respStatus, outputDataBuffer, outputDataBufferPos);
- 8005280: 6cfb ldr r3, [r7, #76] @ 0x4c
- 8005282: 6898 ldr r0, [r3, #8]
- 8005284: 683b ldr r3, [r7, #0]
- 8005286: 8819 ldrh r1, [r3, #0]
- 8005288: 683b ldr r3, [r7, #0]
- 800528a: 789a ldrb r2, [r3, #2]
- 800528c: 4b13 ldr r3, [pc, #76] @ (80052dc <Uart1ReceivedDataProcessCallback+0x978>)
- 800528e: 881b ldrh r3, [r3, #0]
- 8005290: f997 406f ldrsb.w r4, [r7, #111] @ 0x6f
- 8005294: 9301 str r3, [sp, #4]
- 8005296: 4b12 ldr r3, [pc, #72] @ (80052e0 <Uart1ReceivedDataProcessCallback+0x97c>)
- 8005298: 9300 str r3, [sp, #0]
- 800529a: 4623 mov r3, r4
- 800529c: f7fd ffb8 bl 8003210 <PrepareRespFrame>
- 80052a0: 4603 mov r3, r0
- 80052a2: f8a7 304a strh.w r3, [r7, #74] @ 0x4a
- if (dataToSend > 0) {
- 80052a6: f8b7 304a ldrh.w r3, [r7, #74] @ 0x4a
- 80052aa: 2b00 cmp r3, #0
- 80052ac: d008 beq.n 80052c0 <Uart1ReceivedDataProcessCallback+0x95c>
- HAL_UART_Transmit_IT (uartTaskData->huart, uartTaskData->uartTxBuffer, dataToSend);
- 80052ae: 6cfb ldr r3, [r7, #76] @ 0x4c
- 80052b0: 6b18 ldr r0, [r3, #48] @ 0x30
- 80052b2: 6cfb ldr r3, [r7, #76] @ 0x4c
- 80052b4: 689b ldr r3, [r3, #8]
- 80052b6: f8b7 204a ldrh.w r2, [r7, #74] @ 0x4a
- 80052ba: 4619 mov r1, r3
- 80052bc: f00b fbde bl 8010a7c <HAL_UART_Transmit_IT>
- }
- printf ("Uart%d: TX bytes sent: %d\n", uartTaskData->uartNumber, dataToSend);
- 80052c0: 6cfb ldr r3, [r7, #76] @ 0x4c
- 80052c2: f893 3034 ldrb.w r3, [r3, #52] @ 0x34
- 80052c6: 4619 mov r1, r3
- 80052c8: f8b7 304a ldrh.w r3, [r7, #74] @ 0x4a
- 80052cc: 461a mov r2, r3
- 80052ce: 4805 ldr r0, [pc, #20] @ (80052e4 <Uart1ReceivedDataProcessCallback+0x980>)
- 80052d0: f012 fbec bl 8017aac <iprintf>
- }
- 80052d4: bf00 nop
- 80052d6: 3774 adds r7, #116 @ 0x74
- 80052d8: 46bd mov sp, r7
- 80052da: bd90 pop {r4, r7, pc}
- 80052dc: 24000ca4 .word 0x24000ca4
- 80052e0: 24000c24 .word 0x24000c24
- 80052e4: 08018930 .word 0x08018930
- 080052e8 <Reset_Handler>:
- .section .text.Reset_Handler
- .weak Reset_Handler
- .type Reset_Handler, %function
- Reset_Handler:
- ldr sp, =_estack /* set stack pointer */
- 80052e8: f8df d034 ldr.w sp, [pc, #52] @ 8005320 <LoopFillZerobss+0xe>
- /* Call the clock system initialization function.*/
- bl SystemInit
- 80052ec: f7fe fefa bl 80040e4 <SystemInit>
- /* Copy the data segment initializers from flash to SRAM */
- ldr r0, =_sdata
- 80052f0: 480c ldr r0, [pc, #48] @ (8005324 <LoopFillZerobss+0x12>)
- ldr r1, =_edata
- 80052f2: 490d ldr r1, [pc, #52] @ (8005328 <LoopFillZerobss+0x16>)
- ldr r2, =_sidata
- 80052f4: 4a0d ldr r2, [pc, #52] @ (800532c <LoopFillZerobss+0x1a>)
- movs r3, #0
- 80052f6: 2300 movs r3, #0
- b LoopCopyDataInit
- 80052f8: e002 b.n 8005300 <LoopCopyDataInit>
- 080052fa <CopyDataInit>:
- CopyDataInit:
- ldr r4, [r2, r3]
- 80052fa: 58d4 ldr r4, [r2, r3]
- str r4, [r0, r3]
- 80052fc: 50c4 str r4, [r0, r3]
- adds r3, r3, #4
- 80052fe: 3304 adds r3, #4
- 08005300 <LoopCopyDataInit>:
- LoopCopyDataInit:
- adds r4, r0, r3
- 8005300: 18c4 adds r4, r0, r3
- cmp r4, r1
- 8005302: 428c cmp r4, r1
- bcc CopyDataInit
- 8005304: d3f9 bcc.n 80052fa <CopyDataInit>
- /* Zero fill the bss segment. */
- ldr r2, =_sbss
- 8005306: 4a0a ldr r2, [pc, #40] @ (8005330 <LoopFillZerobss+0x1e>)
- ldr r4, =_ebss
- 8005308: 4c0a ldr r4, [pc, #40] @ (8005334 <LoopFillZerobss+0x22>)
- movs r3, #0
- 800530a: 2300 movs r3, #0
- b LoopFillZerobss
- 800530c: e001 b.n 8005312 <LoopFillZerobss>
- 0800530e <FillZerobss>:
- FillZerobss:
- str r3, [r2]
- 800530e: 6013 str r3, [r2, #0]
- adds r2, r2, #4
- 8005310: 3204 adds r2, #4
- 08005312 <LoopFillZerobss>:
- LoopFillZerobss:
- cmp r2, r4
- 8005312: 42a2 cmp r2, r4
- bcc FillZerobss
- 8005314: d3fb bcc.n 800530e <FillZerobss>
- /* Call static constructors */
- bl __libc_init_array
- 8005316: f012 fcc9 bl 8017cac <__libc_init_array>
- /* Call the application's entry point.*/
- bl main
- 800531a: f7fb f9e7 bl 80006ec <main>
- bx lr
- 800531e: 4770 bx lr
- ldr sp, =_estack /* set stack pointer */
- 8005320: 24060000 .word 0x24060000
- ldr r0, =_sdata
- 8005324: 24000000 .word 0x24000000
- ldr r1, =_edata
- 8005328: 240000a4 .word 0x240000a4
- ldr r2, =_sidata
- 800532c: 08018a4c .word 0x08018a4c
- ldr r2, =_sbss
- 8005330: 240000c0 .word 0x240000c0
- ldr r4, =_ebss
- 8005334: 24012de0 .word 0x24012de0
- 08005338 <ADC3_IRQHandler>:
- * @retval None
- */
- .section .text.Default_Handler,"ax",%progbits
- Default_Handler:
- Infinite_Loop:
- b Infinite_Loop
- 8005338: e7fe b.n 8005338 <ADC3_IRQHandler>
- ...
- 0800533c <HAL_Init>:
- * need to ensure that the SysTick time base is always set to 1 millisecond
- * to have correct HAL operation.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_Init(void)
- {
- 800533c: b580 push {r7, lr}
- 800533e: b082 sub sp, #8
- 8005340: af00 add r7, sp, #0
- __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL); /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
- __HAL_ART_ENABLE(); /* Enable the Cortex-M4 ART */
- #endif /* DUAL_CORE && CORE_CM4 */
- /* Set Interrupt Group Priority */
- HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
- 8005342: 2003 movs r0, #3
- 8005344: f001 fee5 bl 8007112 <HAL_NVIC_SetPriorityGrouping>
- /* Update the SystemCoreClock global variable */
- #if defined(RCC_D1CFGR_D1CPRE)
- common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
- 8005348: f006 fb90 bl 800ba6c <HAL_RCC_GetSysClockFreq>
- 800534c: 4602 mov r2, r0
- 800534e: 4b15 ldr r3, [pc, #84] @ (80053a4 <HAL_Init+0x68>)
- 8005350: 699b ldr r3, [r3, #24]
- 8005352: 0a1b lsrs r3, r3, #8
- 8005354: f003 030f and.w r3, r3, #15
- 8005358: 4913 ldr r1, [pc, #76] @ (80053a8 <HAL_Init+0x6c>)
- 800535a: 5ccb ldrb r3, [r1, r3]
- 800535c: f003 031f and.w r3, r3, #31
- 8005360: fa22 f303 lsr.w r3, r2, r3
- 8005364: 607b str r3, [r7, #4]
- common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
- #endif
- /* Update the SystemD2Clock global variable */
- #if defined(RCC_D1CFGR_HPRE)
- SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
- 8005366: 4b0f ldr r3, [pc, #60] @ (80053a4 <HAL_Init+0x68>)
- 8005368: 699b ldr r3, [r3, #24]
- 800536a: f003 030f and.w r3, r3, #15
- 800536e: 4a0e ldr r2, [pc, #56] @ (80053a8 <HAL_Init+0x6c>)
- 8005370: 5cd3 ldrb r3, [r2, r3]
- 8005372: f003 031f and.w r3, r3, #31
- 8005376: 687a ldr r2, [r7, #4]
- 8005378: fa22 f303 lsr.w r3, r2, r3
- 800537c: 4a0b ldr r2, [pc, #44] @ (80053ac <HAL_Init+0x70>)
- 800537e: 6013 str r3, [r2, #0]
- #endif
- #if defined(DUAL_CORE) && defined(CORE_CM4)
- SystemCoreClock = SystemD2Clock;
- #else
- SystemCoreClock = common_system_clock;
- 8005380: 4a0b ldr r2, [pc, #44] @ (80053b0 <HAL_Init+0x74>)
- 8005382: 687b ldr r3, [r7, #4]
- 8005384: 6013 str r3, [r2, #0]
- #endif /* DUAL_CORE && CORE_CM4 */
- /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
- if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
- 8005386: 2005 movs r0, #5
- 8005388: f7fe fd00 bl 8003d8c <HAL_InitTick>
- 800538c: 4603 mov r3, r0
- 800538e: 2b00 cmp r3, #0
- 8005390: d001 beq.n 8005396 <HAL_Init+0x5a>
- {
- return HAL_ERROR;
- 8005392: 2301 movs r3, #1
- 8005394: e002 b.n 800539c <HAL_Init+0x60>
- }
- /* Init the low level hardware */
- HAL_MspInit();
- 8005396: f7fd ffd9 bl 800334c <HAL_MspInit>
- /* Return function status */
- return HAL_OK;
- 800539a: 2300 movs r3, #0
- }
- 800539c: 4618 mov r0, r3
- 800539e: 3708 adds r7, #8
- 80053a0: 46bd mov sp, r7
- 80053a2: bd80 pop {r7, pc}
- 80053a4: 58024400 .word 0x58024400
- 80053a8: 080189c8 .word 0x080189c8
- 80053ac: 24000038 .word 0x24000038
- 80053b0: 24000034 .word 0x24000034
- 080053b4 <HAL_IncTick>:
- * @note This function is declared as __weak to be overwritten in case of other
- * implementations in user file.
- * @retval None
- */
- __weak void HAL_IncTick(void)
- {
- 80053b4: b480 push {r7}
- 80053b6: af00 add r7, sp, #0
- uwTick += (uint32_t)uwTickFreq;
- 80053b8: 4b06 ldr r3, [pc, #24] @ (80053d4 <HAL_IncTick+0x20>)
- 80053ba: 781b ldrb r3, [r3, #0]
- 80053bc: 461a mov r2, r3
- 80053be: 4b06 ldr r3, [pc, #24] @ (80053d8 <HAL_IncTick+0x24>)
- 80053c0: 681b ldr r3, [r3, #0]
- 80053c2: 4413 add r3, r2
- 80053c4: 4a04 ldr r2, [pc, #16] @ (80053d8 <HAL_IncTick+0x24>)
- 80053c6: 6013 str r3, [r2, #0]
- }
- 80053c8: bf00 nop
- 80053ca: 46bd mov sp, r7
- 80053cc: f85d 7b04 ldr.w r7, [sp], #4
- 80053d0: 4770 bx lr
- 80053d2: bf00 nop
- 80053d4: 24000040 .word 0x24000040
- 80053d8: 24000ca8 .word 0x24000ca8
- 080053dc <HAL_GetTick>:
- * @note This function is declared as __weak to be overwritten in case of other
- * implementations in user file.
- * @retval tick value
- */
- __weak uint32_t HAL_GetTick(void)
- {
- 80053dc: b480 push {r7}
- 80053de: af00 add r7, sp, #0
- return uwTick;
- 80053e0: 4b03 ldr r3, [pc, #12] @ (80053f0 <HAL_GetTick+0x14>)
- 80053e2: 681b ldr r3, [r3, #0]
- }
- 80053e4: 4618 mov r0, r3
- 80053e6: 46bd mov sp, r7
- 80053e8: f85d 7b04 ldr.w r7, [sp], #4
- 80053ec: 4770 bx lr
- 80053ee: bf00 nop
- 80053f0: 24000ca8 .word 0x24000ca8
- 080053f4 <HAL_GetREVID>:
- /**
- * @brief Returns the device revision identifier.
- * @retval Device revision identifier
- */
- uint32_t HAL_GetREVID(void)
- {
- 80053f4: b480 push {r7}
- 80053f6: af00 add r7, sp, #0
- return((DBGMCU->IDCODE) >> 16);
- 80053f8: 4b03 ldr r3, [pc, #12] @ (8005408 <HAL_GetREVID+0x14>)
- 80053fa: 681b ldr r3, [r3, #0]
- 80053fc: 0c1b lsrs r3, r3, #16
- }
- 80053fe: 4618 mov r0, r3
- 8005400: 46bd mov sp, r7
- 8005402: f85d 7b04 ldr.w r7, [sp], #4
- 8005406: 4770 bx lr
- 8005408: 5c001000 .word 0x5c001000
- 0800540c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
- * @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
- * @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
- * @retval None
- */
- void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
- {
- 800540c: b480 push {r7}
- 800540e: b083 sub sp, #12
- 8005410: af00 add r7, sp, #0
- 8005412: 6078 str r0, [r7, #4]
- /* Check the parameters */
- assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));
- MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
- 8005414: 4b06 ldr r3, [pc, #24] @ (8005430 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
- 8005416: 681b ldr r3, [r3, #0]
- 8005418: f023 0202 bic.w r2, r3, #2
- 800541c: 4904 ldr r1, [pc, #16] @ (8005430 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
- 800541e: 687b ldr r3, [r7, #4]
- 8005420: 4313 orrs r3, r2
- 8005422: 600b str r3, [r1, #0]
- }
- 8005424: bf00 nop
- 8005426: 370c adds r7, #12
- 8005428: 46bd mov sp, r7
- 800542a: f85d 7b04 ldr.w r7, [sp], #4
- 800542e: 4770 bx lr
- 8005430: 58003c00 .word 0x58003c00
- 08005434 <HAL_SYSCFG_DisableVREFBUF>:
- * @brief Disable the Internal Voltage Reference buffer (VREFBUF).
- *
- * @retval None
- */
- void HAL_SYSCFG_DisableVREFBUF(void)
- {
- 8005434: b480 push {r7}
- 8005436: af00 add r7, sp, #0
- CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
- 8005438: 4b05 ldr r3, [pc, #20] @ (8005450 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
- 800543a: 681b ldr r3, [r3, #0]
- 800543c: 4a04 ldr r2, [pc, #16] @ (8005450 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
- 800543e: f023 0301 bic.w r3, r3, #1
- 8005442: 6013 str r3, [r2, #0]
- }
- 8005444: bf00 nop
- 8005446: 46bd mov sp, r7
- 8005448: f85d 7b04 ldr.w r7, [sp], #4
- 800544c: 4770 bx lr
- 800544e: bf00 nop
- 8005450: 58003c00 .word 0x58003c00
- 08005454 <HAL_SYSCFG_AnalogSwitchConfig>:
- * @arg SYSCFG_SWITCH_PC3_CLOSE
- * @retval None
- */
- void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
- {
- 8005454: b480 push {r7}
- 8005456: b083 sub sp, #12
- 8005458: af00 add r7, sp, #0
- 800545a: 6078 str r0, [r7, #4]
- 800545c: 6039 str r1, [r7, #0]
- /* Check the parameter */
- assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
- assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));
- MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
- 800545e: 4b07 ldr r3, [pc, #28] @ (800547c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
- 8005460: 685a ldr r2, [r3, #4]
- 8005462: 687b ldr r3, [r7, #4]
- 8005464: 43db mvns r3, r3
- 8005466: 401a ands r2, r3
- 8005468: 4904 ldr r1, [pc, #16] @ (800547c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
- 800546a: 683b ldr r3, [r7, #0]
- 800546c: 4313 orrs r3, r2
- 800546e: 604b str r3, [r1, #4]
- }
- 8005470: bf00 nop
- 8005472: 370c adds r7, #12
- 8005474: 46bd mov sp, r7
- 8005476: f85d 7b04 ldr.w r7, [sp], #4
- 800547a: 4770 bx lr
- 800547c: 58000400 .word 0x58000400
- 08005480 <LL_ADC_SetCommonClock>:
- * @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
- * @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
- {
- 8005480: b480 push {r7}
- 8005482: b083 sub sp, #12
- 8005484: af00 add r7, sp, #0
- 8005486: 6078 str r0, [r7, #4]
- 8005488: 6039 str r1, [r7, #0]
- MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
- 800548a: 687b ldr r3, [r7, #4]
- 800548c: 689b ldr r3, [r3, #8]
- 800548e: f423 127c bic.w r2, r3, #4128768 @ 0x3f0000
- 8005492: 683b ldr r3, [r7, #0]
- 8005494: 431a orrs r2, r3
- 8005496: 687b ldr r3, [r7, #4]
- 8005498: 609a str r2, [r3, #8]
- }
- 800549a: bf00 nop
- 800549c: 370c adds r7, #12
- 800549e: 46bd mov sp, r7
- 80054a0: f85d 7b04 ldr.w r7, [sp], #4
- 80054a4: 4770 bx lr
- 080054a6 <LL_ADC_SetCommonPathInternalCh>:
- * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
- * @arg @ref LL_ADC_PATH_INTERNAL_VBAT
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
- {
- 80054a6: b480 push {r7}
- 80054a8: b083 sub sp, #12
- 80054aa: af00 add r7, sp, #0
- 80054ac: 6078 str r0, [r7, #4]
- 80054ae: 6039 str r1, [r7, #0]
- MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
- 80054b0: 687b ldr r3, [r7, #4]
- 80054b2: 689b ldr r3, [r3, #8]
- 80054b4: f023 72e0 bic.w r2, r3, #29360128 @ 0x1c00000
- 80054b8: 683b ldr r3, [r7, #0]
- 80054ba: 431a orrs r2, r3
- 80054bc: 687b ldr r3, [r7, #4]
- 80054be: 609a str r2, [r3, #8]
- }
- 80054c0: bf00 nop
- 80054c2: 370c adds r7, #12
- 80054c4: 46bd mov sp, r7
- 80054c6: f85d 7b04 ldr.w r7, [sp], #4
- 80054ca: 4770 bx lr
- 080054cc <LL_ADC_GetCommonPathInternalCh>:
- * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
- * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
- * @arg @ref LL_ADC_PATH_INTERNAL_VBAT
- */
- __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
- {
- 80054cc: b480 push {r7}
- 80054ce: b083 sub sp, #12
- 80054d0: af00 add r7, sp, #0
- 80054d2: 6078 str r0, [r7, #4]
- return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
- 80054d4: 687b ldr r3, [r7, #4]
- 80054d6: 689b ldr r3, [r3, #8]
- 80054d8: f003 73e0 and.w r3, r3, #29360128 @ 0x1c00000
- }
- 80054dc: 4618 mov r0, r3
- 80054de: 370c adds r7, #12
- 80054e0: 46bd mov sp, r7
- 80054e2: f85d 7b04 ldr.w r7, [sp], #4
- 80054e6: 4770 bx lr
- 080054e8 <LL_ADC_SetOffset>:
- * Other channels are slow channels (conversion rate: refer to reference manual).
- * @param OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
- {
- 80054e8: b480 push {r7}
- 80054ea: b087 sub sp, #28
- 80054ec: af00 add r7, sp, #0
- 80054ee: 60f8 str r0, [r7, #12]
- 80054f0: 60b9 str r1, [r7, #8]
- 80054f2: 607a str r2, [r7, #4]
- 80054f4: 603b str r3, [r7, #0]
- __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
- 80054f6: 68fb ldr r3, [r7, #12]
- 80054f8: 3360 adds r3, #96 @ 0x60
- 80054fa: 461a mov r2, r3
- 80054fc: 68bb ldr r3, [r7, #8]
- 80054fe: 009b lsls r3, r3, #2
- 8005500: 4413 add r3, r2
- 8005502: 617b str r3, [r7, #20]
- ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
- }
- else
- #endif /* ADC_VER_V5_V90 */
- {
- MODIFY_REG(*preg,
- 8005504: 697b ldr r3, [r7, #20]
- 8005506: 681b ldr r3, [r3, #0]
- 8005508: f003 4200 and.w r2, r3, #2147483648 @ 0x80000000
- 800550c: 687b ldr r3, [r7, #4]
- 800550e: f003 41f8 and.w r1, r3, #2080374784 @ 0x7c000000
- 8005512: 683b ldr r3, [r7, #0]
- 8005514: 430b orrs r3, r1
- 8005516: 431a orrs r2, r3
- 8005518: 697b ldr r3, [r7, #20]
- 800551a: 601a str r2, [r3, #0]
- ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
- (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
- }
- }
- 800551c: bf00 nop
- 800551e: 371c adds r7, #28
- 8005520: 46bd mov sp, r7
- 8005522: f85d 7b04 ldr.w r7, [sp], #4
- 8005526: 4770 bx lr
- 08005528 <LL_ADC_SetDataRightShift>:
- * @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
- * @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
- * @retval Returned None
- */
- __STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
- {
- 8005528: b480 push {r7}
- 800552a: b085 sub sp, #20
- 800552c: af00 add r7, sp, #0
- 800552e: 60f8 str r0, [r7, #12]
- 8005530: 60b9 str r1, [r7, #8]
- 8005532: 607a str r2, [r7, #4]
- MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
- 8005534: 68fb ldr r3, [r7, #12]
- 8005536: 691b ldr r3, [r3, #16]
- 8005538: f423 42f0 bic.w r2, r3, #30720 @ 0x7800
- 800553c: 68bb ldr r3, [r7, #8]
- 800553e: f003 031f and.w r3, r3, #31
- 8005542: 6879 ldr r1, [r7, #4]
- 8005544: fa01 f303 lsl.w r3, r1, r3
- 8005548: 431a orrs r2, r3
- 800554a: 68fb ldr r3, [r7, #12]
- 800554c: 611a str r2, [r3, #16]
- }
- 800554e: bf00 nop
- 8005550: 3714 adds r7, #20
- 8005552: 46bd mov sp, r7
- 8005554: f85d 7b04 ldr.w r7, [sp], #4
- 8005558: 4770 bx lr
- 0800555a <LL_ADC_SetOffsetSignedSaturation>:
- * @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
- * @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
- * @retval Returned None
- */
- __STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
- {
- 800555a: b480 push {r7}
- 800555c: b087 sub sp, #28
- 800555e: af00 add r7, sp, #0
- 8005560: 60f8 str r0, [r7, #12]
- 8005562: 60b9 str r1, [r7, #8]
- 8005564: 607a str r2, [r7, #4]
- /* Function not available on this instance */
- }
- else
- #endif /* ADC_VER_V5_V90 */
- {
- __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
- 8005566: 68fb ldr r3, [r7, #12]
- 8005568: 3360 adds r3, #96 @ 0x60
- 800556a: 461a mov r2, r3
- 800556c: 68bb ldr r3, [r7, #8]
- 800556e: 009b lsls r3, r3, #2
- 8005570: 4413 add r3, r2
- 8005572: 617b str r3, [r7, #20]
- MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
- 8005574: 697b ldr r3, [r7, #20]
- 8005576: 681b ldr r3, [r3, #0]
- 8005578: f023 4200 bic.w r2, r3, #2147483648 @ 0x80000000
- 800557c: 687b ldr r3, [r7, #4]
- 800557e: 431a orrs r2, r3
- 8005580: 697b ldr r3, [r7, #20]
- 8005582: 601a str r2, [r3, #0]
- }
- }
- 8005584: bf00 nop
- 8005586: 371c adds r7, #28
- 8005588: 46bd mov sp, r7
- 800558a: f85d 7b04 ldr.w r7, [sp], #4
- 800558e: 4770 bx lr
- 08005590 <LL_ADC_REG_IsTriggerSourceSWStart>:
- * @param ADCx ADC instance
- * @retval Value "0" if trigger source external trigger
- * Value "1" if trigger source SW start.
- */
- __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
- {
- 8005590: b480 push {r7}
- 8005592: b083 sub sp, #12
- 8005594: af00 add r7, sp, #0
- 8005596: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
- 8005598: 687b ldr r3, [r7, #4]
- 800559a: 68db ldr r3, [r3, #12]
- 800559c: f403 6340 and.w r3, r3, #3072 @ 0xc00
- 80055a0: 2b00 cmp r3, #0
- 80055a2: d101 bne.n 80055a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
- 80055a4: 2301 movs r3, #1
- 80055a6: e000 b.n 80055aa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
- 80055a8: 2300 movs r3, #0
- }
- 80055aa: 4618 mov r0, r3
- 80055ac: 370c adds r7, #12
- 80055ae: 46bd mov sp, r7
- 80055b0: f85d 7b04 ldr.w r7, [sp], #4
- 80055b4: 4770 bx lr
- 080055b6 <LL_ADC_REG_SetSequencerRanks>:
- * (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
- * Other channels are slow channels (conversion rate: refer to reference manual).
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
- {
- 80055b6: b480 push {r7}
- 80055b8: b087 sub sp, #28
- 80055ba: af00 add r7, sp, #0
- 80055bc: 60f8 str r0, [r7, #12]
- 80055be: 60b9 str r1, [r7, #8]
- 80055c0: 607a str r2, [r7, #4]
- /* Set bits with content of parameter "Channel" with bits position */
- /* in register and register position depending on parameter "Rank". */
- /* Parameters "Rank" and "Channel" are used with masks because containing */
- /* other bits reserved for other purpose. */
- __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
- 80055c2: 68fb ldr r3, [r7, #12]
- 80055c4: 3330 adds r3, #48 @ 0x30
- 80055c6: 461a mov r2, r3
- 80055c8: 68bb ldr r3, [r7, #8]
- 80055ca: 0a1b lsrs r3, r3, #8
- 80055cc: 009b lsls r3, r3, #2
- 80055ce: f003 030c and.w r3, r3, #12
- 80055d2: 4413 add r3, r2
- 80055d4: 617b str r3, [r7, #20]
- MODIFY_REG(*preg,
- 80055d6: 697b ldr r3, [r7, #20]
- 80055d8: 681a ldr r2, [r3, #0]
- 80055da: 68bb ldr r3, [r7, #8]
- 80055dc: f003 031f and.w r3, r3, #31
- 80055e0: 211f movs r1, #31
- 80055e2: fa01 f303 lsl.w r3, r1, r3
- 80055e6: 43db mvns r3, r3
- 80055e8: 401a ands r2, r3
- 80055ea: 687b ldr r3, [r7, #4]
- 80055ec: 0e9b lsrs r3, r3, #26
- 80055ee: f003 011f and.w r1, r3, #31
- 80055f2: 68bb ldr r3, [r7, #8]
- 80055f4: f003 031f and.w r3, r3, #31
- 80055f8: fa01 f303 lsl.w r3, r1, r3
- 80055fc: 431a orrs r2, r3
- 80055fe: 697b ldr r3, [r7, #20]
- 8005600: 601a str r2, [r3, #0]
- ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
- ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
- }
- 8005602: bf00 nop
- 8005604: 371c adds r7, #28
- 8005606: 46bd mov sp, r7
- 8005608: f85d 7b04 ldr.w r7, [sp], #4
- 800560c: 4770 bx lr
- 0800560e <LL_ADC_REG_SetDataTransferMode>:
- * @param ADCx ADC instance
- * @param DataTransferMode Select Data Management configuration
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
- {
- 800560e: b480 push {r7}
- 8005610: b083 sub sp, #12
- 8005612: af00 add r7, sp, #0
- 8005614: 6078 str r0, [r7, #4]
- 8005616: 6039 str r1, [r7, #0]
- MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
- 8005618: 687b ldr r3, [r7, #4]
- 800561a: 68db ldr r3, [r3, #12]
- 800561c: f023 0203 bic.w r2, r3, #3
- 8005620: 683b ldr r3, [r7, #0]
- 8005622: 431a orrs r2, r3
- 8005624: 687b ldr r3, [r7, #4]
- 8005626: 60da str r2, [r3, #12]
- }
- 8005628: bf00 nop
- 800562a: 370c adds r7, #12
- 800562c: 46bd mov sp, r7
- 800562e: f85d 7b04 ldr.w r7, [sp], #4
- 8005632: 4770 bx lr
- 08005634 <LL_ADC_SetChannelSamplingTime>:
- * @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
- * @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
- {
- 8005634: b480 push {r7}
- 8005636: b087 sub sp, #28
- 8005638: af00 add r7, sp, #0
- 800563a: 60f8 str r0, [r7, #12]
- 800563c: 60b9 str r1, [r7, #8]
- 800563e: 607a str r2, [r7, #4]
- /* Set bits with content of parameter "SamplingTime" with bits position */
- /* in register and register position depending on parameter "Channel". */
- /* Parameter "Channel" is used with masks because containing */
- /* other bits reserved for other purpose. */
- __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
- 8005640: 68fb ldr r3, [r7, #12]
- 8005642: 3314 adds r3, #20
- 8005644: 461a mov r2, r3
- 8005646: 68bb ldr r3, [r7, #8]
- 8005648: 0e5b lsrs r3, r3, #25
- 800564a: 009b lsls r3, r3, #2
- 800564c: f003 0304 and.w r3, r3, #4
- 8005650: 4413 add r3, r2
- 8005652: 617b str r3, [r7, #20]
- MODIFY_REG(*preg,
- 8005654: 697b ldr r3, [r7, #20]
- 8005656: 681a ldr r2, [r3, #0]
- 8005658: 68bb ldr r3, [r7, #8]
- 800565a: 0d1b lsrs r3, r3, #20
- 800565c: f003 031f and.w r3, r3, #31
- 8005660: 2107 movs r1, #7
- 8005662: fa01 f303 lsl.w r3, r1, r3
- 8005666: 43db mvns r3, r3
- 8005668: 401a ands r2, r3
- 800566a: 68bb ldr r3, [r7, #8]
- 800566c: 0d1b lsrs r3, r3, #20
- 800566e: f003 031f and.w r3, r3, #31
- 8005672: 6879 ldr r1, [r7, #4]
- 8005674: fa01 f303 lsl.w r3, r1, r3
- 8005678: 431a orrs r2, r3
- 800567a: 697b ldr r3, [r7, #20]
- 800567c: 601a str r2, [r3, #0]
- ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
- SamplingTime << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
- }
- 800567e: bf00 nop
- 8005680: 371c adds r7, #28
- 8005682: 46bd mov sp, r7
- 8005684: f85d 7b04 ldr.w r7, [sp], #4
- 8005688: 4770 bx lr
- ...
- 0800568c <LL_ADC_SetChannelSingleDiff>:
- * @arg @ref LL_ADC_SINGLE_ENDED
- * @arg @ref LL_ADC_DIFFERENTIAL_ENDED
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
- {
- 800568c: b480 push {r7}
- 800568e: b085 sub sp, #20
- 8005690: af00 add r7, sp, #0
- 8005692: 60f8 str r0, [r7, #12]
- 8005694: 60b9 str r1, [r7, #8]
- 8005696: 607a str r2, [r7, #4]
- }
- #else /* ADC_VER_V5_V90 */
- /* Bits of channels in single or differential mode are set only for */
- /* differential mode (for single mode, mask of bits allowed to be set is */
- /* shifted out of range of bits of channels in single or differential mode. */
- MODIFY_REG(ADCx->DIFSEL,
- 8005698: 68fb ldr r3, [r7, #12]
- 800569a: f8d3 20c0 ldr.w r2, [r3, #192] @ 0xc0
- 800569e: 68bb ldr r3, [r7, #8]
- 80056a0: f3c3 0313 ubfx r3, r3, #0, #20
- 80056a4: 43db mvns r3, r3
- 80056a6: 401a ands r2, r3
- 80056a8: 687b ldr r3, [r7, #4]
- 80056aa: f003 0318 and.w r3, r3, #24
- 80056ae: 4908 ldr r1, [pc, #32] @ (80056d0 <LL_ADC_SetChannelSingleDiff+0x44>)
- 80056b0: 40d9 lsrs r1, r3
- 80056b2: 68bb ldr r3, [r7, #8]
- 80056b4: 400b ands r3, r1
- 80056b6: f3c3 0313 ubfx r3, r3, #0, #20
- 80056ba: 431a orrs r2, r3
- 80056bc: 68fb ldr r3, [r7, #12]
- 80056be: f8c3 20c0 str.w r2, [r3, #192] @ 0xc0
- Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
- (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
- #endif /* ADC_VER_V5_V90 */
- }
- 80056c2: bf00 nop
- 80056c4: 3714 adds r7, #20
- 80056c6: 46bd mov sp, r7
- 80056c8: f85d 7b04 ldr.w r7, [sp], #4
- 80056cc: 4770 bx lr
- 80056ce: bf00 nop
- 80056d0: 000fffff .word 0x000fffff
- 080056d4 <LL_ADC_GetMultimode>:
- * @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
- * @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
- * @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
- */
- __STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
- {
- 80056d4: b480 push {r7}
- 80056d6: b083 sub sp, #12
- 80056d8: af00 add r7, sp, #0
- 80056da: 6078 str r0, [r7, #4]
- return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
- 80056dc: 687b ldr r3, [r7, #4]
- 80056de: 689b ldr r3, [r3, #8]
- 80056e0: f003 031f and.w r3, r3, #31
- }
- 80056e4: 4618 mov r0, r3
- 80056e6: 370c adds r7, #12
- 80056e8: 46bd mov sp, r7
- 80056ea: f85d 7b04 ldr.w r7, [sp], #4
- 80056ee: 4770 bx lr
- 080056f0 <LL_ADC_DisableDeepPowerDown>:
- * @rmtoll CR DEEPPWD LL_ADC_DisableDeepPowerDown
- * @param ADCx ADC instance
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
- {
- 80056f0: b480 push {r7}
- 80056f2: b083 sub sp, #12
- 80056f4: af00 add r7, sp, #0
- 80056f6: 6078 str r0, [r7, #4]
- /* Note: Write register with some additional bits forced to state reset */
- /* instead of modifying only the selected bit for this function, */
- /* to not interfere with bits with HW property "rs". */
- CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
- 80056f8: 687b ldr r3, [r7, #4]
- 80056fa: 689a ldr r2, [r3, #8]
- 80056fc: 4b04 ldr r3, [pc, #16] @ (8005710 <LL_ADC_DisableDeepPowerDown+0x20>)
- 80056fe: 4013 ands r3, r2
- 8005700: 687a ldr r2, [r7, #4]
- 8005702: 6093 str r3, [r2, #8]
- }
- 8005704: bf00 nop
- 8005706: 370c adds r7, #12
- 8005708: 46bd mov sp, r7
- 800570a: f85d 7b04 ldr.w r7, [sp], #4
- 800570e: 4770 bx lr
- 8005710: 5fffffc0 .word 0x5fffffc0
- 08005714 <LL_ADC_IsDeepPowerDownEnabled>:
- * @rmtoll CR DEEPPWD LL_ADC_IsDeepPowerDownEnabled
- * @param ADCx ADC instance
- * @retval 0: deep power down is disabled, 1: deep power down is enabled.
- */
- __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
- {
- 8005714: b480 push {r7}
- 8005716: b083 sub sp, #12
- 8005718: af00 add r7, sp, #0
- 800571a: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
- 800571c: 687b ldr r3, [r7, #4]
- 800571e: 689b ldr r3, [r3, #8]
- 8005720: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 8005724: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 8005728: d101 bne.n 800572e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
- 800572a: 2301 movs r3, #1
- 800572c: e000 b.n 8005730 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
- 800572e: 2300 movs r3, #0
- }
- 8005730: 4618 mov r0, r3
- 8005732: 370c adds r7, #12
- 8005734: 46bd mov sp, r7
- 8005736: f85d 7b04 ldr.w r7, [sp], #4
- 800573a: 4770 bx lr
- 0800573c <LL_ADC_EnableInternalRegulator>:
- * @rmtoll CR ADVREGEN LL_ADC_EnableInternalRegulator
- * @param ADCx ADC instance
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
- {
- 800573c: b480 push {r7}
- 800573e: b083 sub sp, #12
- 8005740: af00 add r7, sp, #0
- 8005742: 6078 str r0, [r7, #4]
- /* Note: Write register with some additional bits forced to state reset */
- /* instead of modifying only the selected bit for this function, */
- /* to not interfere with bits with HW property "rs". */
- MODIFY_REG(ADCx->CR,
- 8005744: 687b ldr r3, [r7, #4]
- 8005746: 689a ldr r2, [r3, #8]
- 8005748: 4b05 ldr r3, [pc, #20] @ (8005760 <LL_ADC_EnableInternalRegulator+0x24>)
- 800574a: 4013 ands r3, r2
- 800574c: f043 5280 orr.w r2, r3, #268435456 @ 0x10000000
- 8005750: 687b ldr r3, [r7, #4]
- 8005752: 609a str r2, [r3, #8]
- ADC_CR_BITS_PROPERTY_RS,
- ADC_CR_ADVREGEN);
- }
- 8005754: bf00 nop
- 8005756: 370c adds r7, #12
- 8005758: 46bd mov sp, r7
- 800575a: f85d 7b04 ldr.w r7, [sp], #4
- 800575e: 4770 bx lr
- 8005760: 6fffffc0 .word 0x6fffffc0
- 08005764 <LL_ADC_IsInternalRegulatorEnabled>:
- * @rmtoll CR ADVREGEN LL_ADC_IsInternalRegulatorEnabled
- * @param ADCx ADC instance
- * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
- */
- __STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
- {
- 8005764: b480 push {r7}
- 8005766: b083 sub sp, #12
- 8005768: af00 add r7, sp, #0
- 800576a: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
- 800576c: 687b ldr r3, [r7, #4]
- 800576e: 689b ldr r3, [r3, #8]
- 8005770: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
- 8005774: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 8005778: d101 bne.n 800577e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
- 800577a: 2301 movs r3, #1
- 800577c: e000 b.n 8005780 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
- 800577e: 2300 movs r3, #0
- }
- 8005780: 4618 mov r0, r3
- 8005782: 370c adds r7, #12
- 8005784: 46bd mov sp, r7
- 8005786: f85d 7b04 ldr.w r7, [sp], #4
- 800578a: 4770 bx lr
- 0800578c <LL_ADC_Enable>:
- * @rmtoll CR ADEN LL_ADC_Enable
- * @param ADCx ADC instance
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
- {
- 800578c: b480 push {r7}
- 800578e: b083 sub sp, #12
- 8005790: af00 add r7, sp, #0
- 8005792: 6078 str r0, [r7, #4]
- /* Note: Write register with some additional bits forced to state reset */
- /* instead of modifying only the selected bit for this function, */
- /* to not interfere with bits with HW property "rs". */
- MODIFY_REG(ADCx->CR,
- 8005794: 687b ldr r3, [r7, #4]
- 8005796: 689a ldr r2, [r3, #8]
- 8005798: 4b05 ldr r3, [pc, #20] @ (80057b0 <LL_ADC_Enable+0x24>)
- 800579a: 4013 ands r3, r2
- 800579c: f043 0201 orr.w r2, r3, #1
- 80057a0: 687b ldr r3, [r7, #4]
- 80057a2: 609a str r2, [r3, #8]
- ADC_CR_BITS_PROPERTY_RS,
- ADC_CR_ADEN);
- }
- 80057a4: bf00 nop
- 80057a6: 370c adds r7, #12
- 80057a8: 46bd mov sp, r7
- 80057aa: f85d 7b04 ldr.w r7, [sp], #4
- 80057ae: 4770 bx lr
- 80057b0: 7fffffc0 .word 0x7fffffc0
- 080057b4 <LL_ADC_Disable>:
- * @rmtoll CR ADDIS LL_ADC_Disable
- * @param ADCx ADC instance
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
- {
- 80057b4: b480 push {r7}
- 80057b6: b083 sub sp, #12
- 80057b8: af00 add r7, sp, #0
- 80057ba: 6078 str r0, [r7, #4]
- /* Note: Write register with some additional bits forced to state reset */
- /* instead of modifying only the selected bit for this function, */
- /* to not interfere with bits with HW property "rs". */
- MODIFY_REG(ADCx->CR,
- 80057bc: 687b ldr r3, [r7, #4]
- 80057be: 689a ldr r2, [r3, #8]
- 80057c0: 4b05 ldr r3, [pc, #20] @ (80057d8 <LL_ADC_Disable+0x24>)
- 80057c2: 4013 ands r3, r2
- 80057c4: f043 0202 orr.w r2, r3, #2
- 80057c8: 687b ldr r3, [r7, #4]
- 80057ca: 609a str r2, [r3, #8]
- ADC_CR_BITS_PROPERTY_RS,
- ADC_CR_ADDIS);
- }
- 80057cc: bf00 nop
- 80057ce: 370c adds r7, #12
- 80057d0: 46bd mov sp, r7
- 80057d2: f85d 7b04 ldr.w r7, [sp], #4
- 80057d6: 4770 bx lr
- 80057d8: 7fffffc0 .word 0x7fffffc0
- 080057dc <LL_ADC_IsEnabled>:
- * @rmtoll CR ADEN LL_ADC_IsEnabled
- * @param ADCx ADC instance
- * @retval 0: ADC is disabled, 1: ADC is enabled.
- */
- __STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
- {
- 80057dc: b480 push {r7}
- 80057de: b083 sub sp, #12
- 80057e0: af00 add r7, sp, #0
- 80057e2: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
- 80057e4: 687b ldr r3, [r7, #4]
- 80057e6: 689b ldr r3, [r3, #8]
- 80057e8: f003 0301 and.w r3, r3, #1
- 80057ec: 2b01 cmp r3, #1
- 80057ee: d101 bne.n 80057f4 <LL_ADC_IsEnabled+0x18>
- 80057f0: 2301 movs r3, #1
- 80057f2: e000 b.n 80057f6 <LL_ADC_IsEnabled+0x1a>
- 80057f4: 2300 movs r3, #0
- }
- 80057f6: 4618 mov r0, r3
- 80057f8: 370c adds r7, #12
- 80057fa: 46bd mov sp, r7
- 80057fc: f85d 7b04 ldr.w r7, [sp], #4
- 8005800: 4770 bx lr
- 08005802 <LL_ADC_IsDisableOngoing>:
- * @rmtoll CR ADDIS LL_ADC_IsDisableOngoing
- * @param ADCx ADC instance
- * @retval 0: no ADC disable command on going.
- */
- __STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
- {
- 8005802: b480 push {r7}
- 8005804: b083 sub sp, #12
- 8005806: af00 add r7, sp, #0
- 8005808: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
- 800580a: 687b ldr r3, [r7, #4]
- 800580c: 689b ldr r3, [r3, #8]
- 800580e: f003 0302 and.w r3, r3, #2
- 8005812: 2b02 cmp r3, #2
- 8005814: d101 bne.n 800581a <LL_ADC_IsDisableOngoing+0x18>
- 8005816: 2301 movs r3, #1
- 8005818: e000 b.n 800581c <LL_ADC_IsDisableOngoing+0x1a>
- 800581a: 2300 movs r3, #0
- }
- 800581c: 4618 mov r0, r3
- 800581e: 370c adds r7, #12
- 8005820: 46bd mov sp, r7
- 8005822: f85d 7b04 ldr.w r7, [sp], #4
- 8005826: 4770 bx lr
- 08005828 <LL_ADC_REG_StartConversion>:
- * @rmtoll CR ADSTART LL_ADC_REG_StartConversion
- * @param ADCx ADC instance
- * @retval None
- */
- __STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
- {
- 8005828: b480 push {r7}
- 800582a: b083 sub sp, #12
- 800582c: af00 add r7, sp, #0
- 800582e: 6078 str r0, [r7, #4]
- /* Note: Write register with some additional bits forced to state reset */
- /* instead of modifying only the selected bit for this function, */
- /* to not interfere with bits with HW property "rs". */
- MODIFY_REG(ADCx->CR,
- 8005830: 687b ldr r3, [r7, #4]
- 8005832: 689a ldr r2, [r3, #8]
- 8005834: 4b05 ldr r3, [pc, #20] @ (800584c <LL_ADC_REG_StartConversion+0x24>)
- 8005836: 4013 ands r3, r2
- 8005838: f043 0204 orr.w r2, r3, #4
- 800583c: 687b ldr r3, [r7, #4]
- 800583e: 609a str r2, [r3, #8]
- ADC_CR_BITS_PROPERTY_RS,
- ADC_CR_ADSTART);
- }
- 8005840: bf00 nop
- 8005842: 370c adds r7, #12
- 8005844: 46bd mov sp, r7
- 8005846: f85d 7b04 ldr.w r7, [sp], #4
- 800584a: 4770 bx lr
- 800584c: 7fffffc0 .word 0x7fffffc0
- 08005850 <LL_ADC_REG_IsConversionOngoing>:
- * @rmtoll CR ADSTART LL_ADC_REG_IsConversionOngoing
- * @param ADCx ADC instance
- * @retval 0: no conversion is on going on ADC group regular.
- */
- __STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
- {
- 8005850: b480 push {r7}
- 8005852: b083 sub sp, #12
- 8005854: af00 add r7, sp, #0
- 8005856: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
- 8005858: 687b ldr r3, [r7, #4]
- 800585a: 689b ldr r3, [r3, #8]
- 800585c: f003 0304 and.w r3, r3, #4
- 8005860: 2b04 cmp r3, #4
- 8005862: d101 bne.n 8005868 <LL_ADC_REG_IsConversionOngoing+0x18>
- 8005864: 2301 movs r3, #1
- 8005866: e000 b.n 800586a <LL_ADC_REG_IsConversionOngoing+0x1a>
- 8005868: 2300 movs r3, #0
- }
- 800586a: 4618 mov r0, r3
- 800586c: 370c adds r7, #12
- 800586e: 46bd mov sp, r7
- 8005870: f85d 7b04 ldr.w r7, [sp], #4
- 8005874: 4770 bx lr
- 08005876 <LL_ADC_INJ_IsConversionOngoing>:
- * @rmtoll CR JADSTART LL_ADC_INJ_IsConversionOngoing
- * @param ADCx ADC instance
- * @retval 0: no conversion is on going on ADC group injected.
- */
- __STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
- {
- 8005876: b480 push {r7}
- 8005878: b083 sub sp, #12
- 800587a: af00 add r7, sp, #0
- 800587c: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
- 800587e: 687b ldr r3, [r7, #4]
- 8005880: 689b ldr r3, [r3, #8]
- 8005882: f003 0308 and.w r3, r3, #8
- 8005886: 2b08 cmp r3, #8
- 8005888: d101 bne.n 800588e <LL_ADC_INJ_IsConversionOngoing+0x18>
- 800588a: 2301 movs r3, #1
- 800588c: e000 b.n 8005890 <LL_ADC_INJ_IsConversionOngoing+0x1a>
- 800588e: 2300 movs r3, #0
- }
- 8005890: 4618 mov r0, r3
- 8005892: 370c adds r7, #12
- 8005894: 46bd mov sp, r7
- 8005896: f85d 7b04 ldr.w r7, [sp], #4
- 800589a: 4770 bx lr
- 0800589c <HAL_ADC_Init>:
- * without disabling the other ADCs.
- * @param hadc ADC handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
- {
- 800589c: b590 push {r4, r7, lr}
- 800589e: b089 sub sp, #36 @ 0x24
- 80058a0: af00 add r7, sp, #0
- 80058a2: 6078 str r0, [r7, #4]
- HAL_StatusTypeDef tmp_hal_status = HAL_OK;
- 80058a4: 2300 movs r3, #0
- 80058a6: 77fb strb r3, [r7, #31]
- uint32_t tmpCFGR;
- uint32_t tmp_adc_reg_is_conversion_on_going;
- __IO uint32_t wait_loop_index = 0UL;
- 80058a8: 2300 movs r3, #0
- 80058aa: 60bb str r3, [r7, #8]
- uint32_t tmp_adc_is_conversion_on_going_regular;
- uint32_t tmp_adc_is_conversion_on_going_injected;
- /* Check ADC handle */
- if (hadc == NULL)
- 80058ac: 687b ldr r3, [r7, #4]
- 80058ae: 2b00 cmp r3, #0
- 80058b0: d101 bne.n 80058b6 <HAL_ADC_Init+0x1a>
- {
- return HAL_ERROR;
- 80058b2: 2301 movs r3, #1
- 80058b4: e18f b.n 8005bd6 <HAL_ADC_Init+0x33a>
- assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
- assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
- assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
- assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
- if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
- 80058b6: 687b ldr r3, [r7, #4]
- 80058b8: 68db ldr r3, [r3, #12]
- 80058ba: 2b00 cmp r3, #0
- /* DISCEN and CONT bits cannot be set at the same time */
- assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
- /* Actions performed only if ADC is coming from state reset: */
- /* - Initialization of ADC MSP */
- if (hadc->State == HAL_ADC_STATE_RESET)
- 80058bc: 687b ldr r3, [r7, #4]
- 80058be: 6d5b ldr r3, [r3, #84] @ 0x54
- 80058c0: 2b00 cmp r3, #0
- 80058c2: d109 bne.n 80058d8 <HAL_ADC_Init+0x3c>
- /* Init the low level hardware */
- hadc->MspInitCallback(hadc);
- #else
- /* Init the low level hardware */
- HAL_ADC_MspInit(hadc);
- 80058c4: 6878 ldr r0, [r7, #4]
- 80058c6: f7fd fd9d bl 8003404 <HAL_ADC_MspInit>
- #endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
- /* Set ADC error code to none */
- ADC_CLEAR_ERRORCODE(hadc);
- 80058ca: 687b ldr r3, [r7, #4]
- 80058cc: 2200 movs r2, #0
- 80058ce: 659a str r2, [r3, #88] @ 0x58
- /* Initialize Lock */
- hadc->Lock = HAL_UNLOCKED;
- 80058d0: 687b ldr r3, [r7, #4]
- 80058d2: 2200 movs r2, #0
- 80058d4: f883 2050 strb.w r2, [r3, #80] @ 0x50
- }
- /* - Exit from deep-power-down mode and ADC voltage regulator enable */
- if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
- 80058d8: 687b ldr r3, [r7, #4]
- 80058da: 681b ldr r3, [r3, #0]
- 80058dc: 4618 mov r0, r3
- 80058de: f7ff ff19 bl 8005714 <LL_ADC_IsDeepPowerDownEnabled>
- 80058e2: 4603 mov r3, r0
- 80058e4: 2b00 cmp r3, #0
- 80058e6: d004 beq.n 80058f2 <HAL_ADC_Init+0x56>
- {
- /* Disable ADC deep power down mode */
- LL_ADC_DisableDeepPowerDown(hadc->Instance);
- 80058e8: 687b ldr r3, [r7, #4]
- 80058ea: 681b ldr r3, [r3, #0]
- 80058ec: 4618 mov r0, r3
- 80058ee: f7ff feff bl 80056f0 <LL_ADC_DisableDeepPowerDown>
- /* System was in deep power down mode, calibration must
- be relaunched or a previously saved calibration factor
- re-applied once the ADC voltage regulator is enabled */
- }
- if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
- 80058f2: 687b ldr r3, [r7, #4]
- 80058f4: 681b ldr r3, [r3, #0]
- 80058f6: 4618 mov r0, r3
- 80058f8: f7ff ff34 bl 8005764 <LL_ADC_IsInternalRegulatorEnabled>
- 80058fc: 4603 mov r3, r0
- 80058fe: 2b00 cmp r3, #0
- 8005900: d114 bne.n 800592c <HAL_ADC_Init+0x90>
- {
- /* Enable ADC internal voltage regulator */
- LL_ADC_EnableInternalRegulator(hadc->Instance);
- 8005902: 687b ldr r3, [r7, #4]
- 8005904: 681b ldr r3, [r3, #0]
- 8005906: 4618 mov r0, r3
- 8005908: f7ff ff18 bl 800573c <LL_ADC_EnableInternalRegulator>
- /* Note: Variable divided by 2 to compensate partially */
- /* CPU processing cycles, scaling in us split to not */
- /* exceed 32 bits register capacity and handle low frequency. */
- wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
- 800590c: 4b87 ldr r3, [pc, #540] @ (8005b2c <HAL_ADC_Init+0x290>)
- 800590e: 681b ldr r3, [r3, #0]
- 8005910: 099b lsrs r3, r3, #6
- 8005912: 4a87 ldr r2, [pc, #540] @ (8005b30 <HAL_ADC_Init+0x294>)
- 8005914: fba2 2303 umull r2, r3, r2, r3
- 8005918: 099b lsrs r3, r3, #6
- 800591a: 3301 adds r3, #1
- 800591c: 60bb str r3, [r7, #8]
- while (wait_loop_index != 0UL)
- 800591e: e002 b.n 8005926 <HAL_ADC_Init+0x8a>
- {
- wait_loop_index--;
- 8005920: 68bb ldr r3, [r7, #8]
- 8005922: 3b01 subs r3, #1
- 8005924: 60bb str r3, [r7, #8]
- while (wait_loop_index != 0UL)
- 8005926: 68bb ldr r3, [r7, #8]
- 8005928: 2b00 cmp r3, #0
- 800592a: d1f9 bne.n 8005920 <HAL_ADC_Init+0x84>
- }
- /* Verification that ADC voltage regulator is correctly enabled, whether */
- /* or not ADC is coming from state reset (if any potential problem of */
- /* clocking, voltage regulator would not be enabled). */
- if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
- 800592c: 687b ldr r3, [r7, #4]
- 800592e: 681b ldr r3, [r3, #0]
- 8005930: 4618 mov r0, r3
- 8005932: f7ff ff17 bl 8005764 <LL_ADC_IsInternalRegulatorEnabled>
- 8005936: 4603 mov r3, r0
- 8005938: 2b00 cmp r3, #0
- 800593a: d10d bne.n 8005958 <HAL_ADC_Init+0xbc>
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
- 800593c: 687b ldr r3, [r7, #4]
- 800593e: 6d5b ldr r3, [r3, #84] @ 0x54
- 8005940: f043 0210 orr.w r2, r3, #16
- 8005944: 687b ldr r3, [r7, #4]
- 8005946: 655a str r2, [r3, #84] @ 0x54
- /* Set ADC error code to ADC peripheral internal error */
- SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
- 8005948: 687b ldr r3, [r7, #4]
- 800594a: 6d9b ldr r3, [r3, #88] @ 0x58
- 800594c: f043 0201 orr.w r2, r3, #1
- 8005950: 687b ldr r3, [r7, #4]
- 8005952: 659a str r2, [r3, #88] @ 0x58
- tmp_hal_status = HAL_ERROR;
- 8005954: 2301 movs r3, #1
- 8005956: 77fb strb r3, [r7, #31]
- /* Configuration of ADC parameters if previous preliminary actions are */
- /* correctly completed and if there is no conversion on going on regular */
- /* group (ADC may already be enabled at this point if HAL_ADC_Init() is */
- /* called to update a parameter on the fly). */
- tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
- 8005958: 687b ldr r3, [r7, #4]
- 800595a: 681b ldr r3, [r3, #0]
- 800595c: 4618 mov r0, r3
- 800595e: f7ff ff77 bl 8005850 <LL_ADC_REG_IsConversionOngoing>
- 8005962: 6178 str r0, [r7, #20]
- if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
- 8005964: 687b ldr r3, [r7, #4]
- 8005966: 6d5b ldr r3, [r3, #84] @ 0x54
- 8005968: f003 0310 and.w r3, r3, #16
- 800596c: 2b00 cmp r3, #0
- 800596e: f040 8129 bne.w 8005bc4 <HAL_ADC_Init+0x328>
- && (tmp_adc_reg_is_conversion_on_going == 0UL)
- 8005972: 697b ldr r3, [r7, #20]
- 8005974: 2b00 cmp r3, #0
- 8005976: f040 8125 bne.w 8005bc4 <HAL_ADC_Init+0x328>
- )
- {
- /* Set ADC state */
- ADC_STATE_CLR_SET(hadc->State,
- 800597a: 687b ldr r3, [r7, #4]
- 800597c: 6d5b ldr r3, [r3, #84] @ 0x54
- 800597e: f423 7381 bic.w r3, r3, #258 @ 0x102
- 8005982: f043 0202 orr.w r2, r3, #2
- 8005986: 687b ldr r3, [r7, #4]
- 8005988: 655a str r2, [r3, #84] @ 0x54
- /* Configuration of common ADC parameters */
- /* Parameters update conditioned to ADC state: */
- /* Parameters that can be updated only when ADC is disabled: */
- /* - clock configuration */
- if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
- 800598a: 687b ldr r3, [r7, #4]
- 800598c: 681b ldr r3, [r3, #0]
- 800598e: 4618 mov r0, r3
- 8005990: f7ff ff24 bl 80057dc <LL_ADC_IsEnabled>
- 8005994: 4603 mov r3, r0
- 8005996: 2b00 cmp r3, #0
- 8005998: d136 bne.n 8005a08 <HAL_ADC_Init+0x16c>
- {
- if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
- 800599a: 687b ldr r3, [r7, #4]
- 800599c: 681b ldr r3, [r3, #0]
- 800599e: 4a65 ldr r2, [pc, #404] @ (8005b34 <HAL_ADC_Init+0x298>)
- 80059a0: 4293 cmp r3, r2
- 80059a2: d004 beq.n 80059ae <HAL_ADC_Init+0x112>
- 80059a4: 687b ldr r3, [r7, #4]
- 80059a6: 681b ldr r3, [r3, #0]
- 80059a8: 4a63 ldr r2, [pc, #396] @ (8005b38 <HAL_ADC_Init+0x29c>)
- 80059aa: 4293 cmp r3, r2
- 80059ac: d10e bne.n 80059cc <HAL_ADC_Init+0x130>
- 80059ae: 4861 ldr r0, [pc, #388] @ (8005b34 <HAL_ADC_Init+0x298>)
- 80059b0: f7ff ff14 bl 80057dc <LL_ADC_IsEnabled>
- 80059b4: 4604 mov r4, r0
- 80059b6: 4860 ldr r0, [pc, #384] @ (8005b38 <HAL_ADC_Init+0x29c>)
- 80059b8: f7ff ff10 bl 80057dc <LL_ADC_IsEnabled>
- 80059bc: 4603 mov r3, r0
- 80059be: 4323 orrs r3, r4
- 80059c0: 2b00 cmp r3, #0
- 80059c2: bf0c ite eq
- 80059c4: 2301 moveq r3, #1
- 80059c6: 2300 movne r3, #0
- 80059c8: b2db uxtb r3, r3
- 80059ca: e008 b.n 80059de <HAL_ADC_Init+0x142>
- 80059cc: 485b ldr r0, [pc, #364] @ (8005b3c <HAL_ADC_Init+0x2a0>)
- 80059ce: f7ff ff05 bl 80057dc <LL_ADC_IsEnabled>
- 80059d2: 4603 mov r3, r0
- 80059d4: 2b00 cmp r3, #0
- 80059d6: bf0c ite eq
- 80059d8: 2301 moveq r3, #1
- 80059da: 2300 movne r3, #0
- 80059dc: b2db uxtb r3, r3
- 80059de: 2b00 cmp r3, #0
- 80059e0: d012 beq.n 8005a08 <HAL_ADC_Init+0x16c>
- /* parameters: MDMA, DMACFG, DELAY, DUAL (set by API */
- /* HAL_ADCEx_MultiModeConfigChannel() ) */
- /* - internal measurement paths: Vbat, temperature sensor, Vref */
- /* (set into HAL_ADC_ConfigChannel() or */
- /* HAL_ADCEx_InjectedConfigChannel() ) */
- LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
- 80059e2: 687b ldr r3, [r7, #4]
- 80059e4: 681b ldr r3, [r3, #0]
- 80059e6: 4a53 ldr r2, [pc, #332] @ (8005b34 <HAL_ADC_Init+0x298>)
- 80059e8: 4293 cmp r3, r2
- 80059ea: d004 beq.n 80059f6 <HAL_ADC_Init+0x15a>
- 80059ec: 687b ldr r3, [r7, #4]
- 80059ee: 681b ldr r3, [r3, #0]
- 80059f0: 4a51 ldr r2, [pc, #324] @ (8005b38 <HAL_ADC_Init+0x29c>)
- 80059f2: 4293 cmp r3, r2
- 80059f4: d101 bne.n 80059fa <HAL_ADC_Init+0x15e>
- 80059f6: 4a52 ldr r2, [pc, #328] @ (8005b40 <HAL_ADC_Init+0x2a4>)
- 80059f8: e000 b.n 80059fc <HAL_ADC_Init+0x160>
- 80059fa: 4a52 ldr r2, [pc, #328] @ (8005b44 <HAL_ADC_Init+0x2a8>)
- 80059fc: 687b ldr r3, [r7, #4]
- 80059fe: 685b ldr r3, [r3, #4]
- 8005a00: 4619 mov r1, r3
- 8005a02: 4610 mov r0, r2
- 8005a04: f7ff fd3c bl 8005480 <LL_ADC_SetCommonClock>
- ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
- }
- #else
- if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
- 8005a08: f7ff fcf4 bl 80053f4 <HAL_GetREVID>
- 8005a0c: 4603 mov r3, r0
- 8005a0e: f241 0203 movw r2, #4099 @ 0x1003
- 8005a12: 4293 cmp r3, r2
- 8005a14: d914 bls.n 8005a40 <HAL_ADC_Init+0x1a4>
- 8005a16: 687b ldr r3, [r7, #4]
- 8005a18: 689b ldr r3, [r3, #8]
- 8005a1a: 2b10 cmp r3, #16
- 8005a1c: d110 bne.n 8005a40 <HAL_ADC_Init+0x1a4>
- {
- /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
- tmpCFGR = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
- 8005a1e: 687b ldr r3, [r7, #4]
- 8005a20: 7d5b ldrb r3, [r3, #21]
- 8005a22: 035a lsls r2, r3, #13
- hadc->Init.Overrun |
- 8005a24: 687b ldr r3, [r7, #4]
- 8005a26: 6b1b ldr r3, [r3, #48] @ 0x30
- tmpCFGR = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
- 8005a28: 431a orrs r2, r3
- hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0) |
- 8005a2a: 687b ldr r3, [r7, #4]
- 8005a2c: 689b ldr r3, [r3, #8]
- hadc->Init.Overrun |
- 8005a2e: 431a orrs r2, r3
- ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
- 8005a30: 687b ldr r3, [r7, #4]
- 8005a32: 7f1b ldrb r3, [r3, #28]
- 8005a34: 041b lsls r3, r3, #16
- hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0) |
- 8005a36: 4313 orrs r3, r2
- tmpCFGR = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
- 8005a38: f043 030c orr.w r3, r3, #12
- 8005a3c: 61bb str r3, [r7, #24]
- 8005a3e: e00d b.n 8005a5c <HAL_ADC_Init+0x1c0>
- }
- else
- {
- tmpCFGR = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
- 8005a40: 687b ldr r3, [r7, #4]
- 8005a42: 7d5b ldrb r3, [r3, #21]
- 8005a44: 035a lsls r2, r3, #13
- hadc->Init.Overrun |
- 8005a46: 687b ldr r3, [r7, #4]
- 8005a48: 6b1b ldr r3, [r3, #48] @ 0x30
- tmpCFGR = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
- 8005a4a: 431a orrs r2, r3
- hadc->Init.Resolution |
- 8005a4c: 687b ldr r3, [r7, #4]
- 8005a4e: 689b ldr r3, [r3, #8]
- hadc->Init.Overrun |
- 8005a50: 431a orrs r2, r3
- ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
- 8005a52: 687b ldr r3, [r7, #4]
- 8005a54: 7f1b ldrb r3, [r3, #28]
- 8005a56: 041b lsls r3, r3, #16
- tmpCFGR = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
- 8005a58: 4313 orrs r3, r2
- 8005a5a: 61bb str r3, [r7, #24]
- }
- #endif /* ADC_VER_V5_3 */
- if (hadc->Init.DiscontinuousConvMode == ENABLE)
- 8005a5c: 687b ldr r3, [r7, #4]
- 8005a5e: 7f1b ldrb r3, [r3, #28]
- 8005a60: 2b01 cmp r3, #1
- 8005a62: d106 bne.n 8005a72 <HAL_ADC_Init+0x1d6>
- {
- tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
- 8005a64: 687b ldr r3, [r7, #4]
- 8005a66: 6a1b ldr r3, [r3, #32]
- 8005a68: 3b01 subs r3, #1
- 8005a6a: 045b lsls r3, r3, #17
- 8005a6c: 69ba ldr r2, [r7, #24]
- 8005a6e: 4313 orrs r3, r2
- 8005a70: 61bb str r3, [r7, #24]
- /* Enable external trigger if trigger selection is different of software */
- /* start. */
- /* Note: This configuration keeps the hardware feature of parameter */
- /* ExternalTrigConvEdge "trigger edge none" equivalent to */
- /* software start. */
- if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
- 8005a72: 687b ldr r3, [r7, #4]
- 8005a74: 6a5b ldr r3, [r3, #36] @ 0x24
- 8005a76: 2b00 cmp r3, #0
- 8005a78: d009 beq.n 8005a8e <HAL_ADC_Init+0x1f2>
- {
- tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
- 8005a7a: 687b ldr r3, [r7, #4]
- 8005a7c: 6a5b ldr r3, [r3, #36] @ 0x24
- 8005a7e: f403 7278 and.w r2, r3, #992 @ 0x3e0
- | hadc->Init.ExternalTrigConvEdge
- 8005a82: 687b ldr r3, [r7, #4]
- 8005a84: 6a9b ldr r3, [r3, #40] @ 0x28
- 8005a86: 4313 orrs r3, r2
- tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
- 8005a88: 69ba ldr r2, [r7, #24]
- 8005a8a: 4313 orrs r3, r2
- 8005a8c: 61bb str r3, [r7, #24]
- /* Update Configuration Register CFGR */
- MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
- }
- #else
- /* Update Configuration Register CFGR */
- MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
- 8005a8e: 687b ldr r3, [r7, #4]
- 8005a90: 681b ldr r3, [r3, #0]
- 8005a92: 68da ldr r2, [r3, #12]
- 8005a94: 4b2c ldr r3, [pc, #176] @ (8005b48 <HAL_ADC_Init+0x2ac>)
- 8005a96: 4013 ands r3, r2
- 8005a98: 687a ldr r2, [r7, #4]
- 8005a9a: 6812 ldr r2, [r2, #0]
- 8005a9c: 69b9 ldr r1, [r7, #24]
- 8005a9e: 430b orrs r3, r1
- 8005aa0: 60d3 str r3, [r2, #12]
- /* Parameters that can be updated when ADC is disabled or enabled without */
- /* conversion on going on regular and injected groups: */
- /* - Conversion data management Init.ConversionDataManagement */
- /* - LowPowerAutoWait feature Init.LowPowerAutoWait */
- /* - Oversampling parameters Init.Oversampling */
- tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
- 8005aa2: 687b ldr r3, [r7, #4]
- 8005aa4: 681b ldr r3, [r3, #0]
- 8005aa6: 4618 mov r0, r3
- 8005aa8: f7ff fed2 bl 8005850 <LL_ADC_REG_IsConversionOngoing>
- 8005aac: 6138 str r0, [r7, #16]
- tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
- 8005aae: 687b ldr r3, [r7, #4]
- 8005ab0: 681b ldr r3, [r3, #0]
- 8005ab2: 4618 mov r0, r3
- 8005ab4: f7ff fedf bl 8005876 <LL_ADC_INJ_IsConversionOngoing>
- 8005ab8: 60f8 str r0, [r7, #12]
- if ((tmp_adc_is_conversion_on_going_regular == 0UL)
- 8005aba: 693b ldr r3, [r7, #16]
- 8005abc: 2b00 cmp r3, #0
- 8005abe: d15f bne.n 8005b80 <HAL_ADC_Init+0x2e4>
- && (tmp_adc_is_conversion_on_going_injected == 0UL)
- 8005ac0: 68fb ldr r3, [r7, #12]
- 8005ac2: 2b00 cmp r3, #0
- 8005ac4: d15c bne.n 8005b80 <HAL_ADC_Init+0x2e4>
- ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
- ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
- }
- #else
- tmpCFGR = (
- ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
- 8005ac6: 687b ldr r3, [r7, #4]
- 8005ac8: 7d1b ldrb r3, [r3, #20]
- 8005aca: 039a lsls r2, r3, #14
- ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
- 8005acc: 687b ldr r3, [r7, #4]
- 8005ace: 6adb ldr r3, [r3, #44] @ 0x2c
- tmpCFGR = (
- 8005ad0: 4313 orrs r3, r2
- 8005ad2: 61bb str r3, [r7, #24]
- #endif
- MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
- 8005ad4: 687b ldr r3, [r7, #4]
- 8005ad6: 681b ldr r3, [r3, #0]
- 8005ad8: 68da ldr r2, [r3, #12]
- 8005ada: 4b1c ldr r3, [pc, #112] @ (8005b4c <HAL_ADC_Init+0x2b0>)
- 8005adc: 4013 ands r3, r2
- 8005ade: 687a ldr r2, [r7, #4]
- 8005ae0: 6812 ldr r2, [r2, #0]
- 8005ae2: 69b9 ldr r1, [r7, #24]
- 8005ae4: 430b orrs r3, r1
- 8005ae6: 60d3 str r3, [r2, #12]
- if (hadc->Init.OversamplingMode == ENABLE)
- 8005ae8: 687b ldr r3, [r7, #4]
- 8005aea: f893 3038 ldrb.w r3, [r3, #56] @ 0x38
- 8005aee: 2b01 cmp r3, #1
- 8005af0: d130 bne.n 8005b54 <HAL_ADC_Init+0x2b8>
- #endif
- assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
- assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
- assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));
- if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
- 8005af2: 687b ldr r3, [r7, #4]
- 8005af4: 6a5b ldr r3, [r3, #36] @ 0x24
- 8005af6: 2b00 cmp r3, #0
- /* - Oversampling Ratio */
- /* - Right bit shift */
- /* - Left bit shift */
- /* - Triggered mode */
- /* - Oversampling mode (continued/resumed) */
- MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
- 8005af8: 687b ldr r3, [r7, #4]
- 8005afa: 681b ldr r3, [r3, #0]
- 8005afc: 691a ldr r2, [r3, #16]
- 8005afe: 4b14 ldr r3, [pc, #80] @ (8005b50 <HAL_ADC_Init+0x2b4>)
- 8005b00: 4013 ands r3, r2
- 8005b02: 687a ldr r2, [r7, #4]
- 8005b04: 6bd2 ldr r2, [r2, #60] @ 0x3c
- 8005b06: 3a01 subs r2, #1
- 8005b08: 0411 lsls r1, r2, #16
- 8005b0a: 687a ldr r2, [r7, #4]
- 8005b0c: 6c12 ldr r2, [r2, #64] @ 0x40
- 8005b0e: 4311 orrs r1, r2
- 8005b10: 687a ldr r2, [r7, #4]
- 8005b12: 6c52 ldr r2, [r2, #68] @ 0x44
- 8005b14: 4311 orrs r1, r2
- 8005b16: 687a ldr r2, [r7, #4]
- 8005b18: 6c92 ldr r2, [r2, #72] @ 0x48
- 8005b1a: 430a orrs r2, r1
- 8005b1c: 431a orrs r2, r3
- 8005b1e: 687b ldr r3, [r7, #4]
- 8005b20: 681b ldr r3, [r3, #0]
- 8005b22: f042 0201 orr.w r2, r2, #1
- 8005b26: 611a str r2, [r3, #16]
- 8005b28: e01c b.n 8005b64 <HAL_ADC_Init+0x2c8>
- 8005b2a: bf00 nop
- 8005b2c: 24000034 .word 0x24000034
- 8005b30: 053e2d63 .word 0x053e2d63
- 8005b34: 40022000 .word 0x40022000
- 8005b38: 40022100 .word 0x40022100
- 8005b3c: 58026000 .word 0x58026000
- 8005b40: 40022300 .word 0x40022300
- 8005b44: 58026300 .word 0x58026300
- 8005b48: fff0c003 .word 0xfff0c003
- 8005b4c: ffffbffc .word 0xffffbffc
- 8005b50: fc00f81e .word 0xfc00f81e
- }
- else
- {
- /* Disable ADC oversampling scope on ADC group regular */
- CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
- 8005b54: 687b ldr r3, [r7, #4]
- 8005b56: 681b ldr r3, [r3, #0]
- 8005b58: 691a ldr r2, [r3, #16]
- 8005b5a: 687b ldr r3, [r7, #4]
- 8005b5c: 681b ldr r3, [r3, #0]
- 8005b5e: f022 0201 bic.w r2, r2, #1
- 8005b62: 611a str r2, [r3, #16]
- }
- /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
- MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
- 8005b64: 687b ldr r3, [r7, #4]
- 8005b66: 681b ldr r3, [r3, #0]
- 8005b68: 691b ldr r3, [r3, #16]
- 8005b6a: f023 4170 bic.w r1, r3, #4026531840 @ 0xf0000000
- 8005b6e: 687b ldr r3, [r7, #4]
- 8005b70: 6b5a ldr r2, [r3, #52] @ 0x34
- 8005b72: 687b ldr r3, [r7, #4]
- 8005b74: 681b ldr r3, [r3, #0]
- 8005b76: 430a orrs r2, r1
- 8005b78: 611a str r2, [r3, #16]
- /* Configure the BOOST Mode */
- ADC_ConfigureBoostMode(hadc);
- }
- #else
- /* Configure the BOOST Mode */
- ADC_ConfigureBoostMode(hadc);
- 8005b7a: 6878 ldr r0, [r7, #4]
- 8005b7c: f000 fde2 bl 8006744 <ADC_ConfigureBoostMode>
- /* Note: Scan mode is not present by hardware on this device, but */
- /* emulated by software for alignment over all STM32 devices. */
- /* - if scan mode is enabled, regular channels sequence length is set to */
- /* parameter "NbrOfConversion". */
- if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
- 8005b80: 687b ldr r3, [r7, #4]
- 8005b82: 68db ldr r3, [r3, #12]
- 8005b84: 2b01 cmp r3, #1
- 8005b86: d10c bne.n 8005ba2 <HAL_ADC_Init+0x306>
- {
- /* Set number of ranks in regular group sequencer */
- MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
- 8005b88: 687b ldr r3, [r7, #4]
- 8005b8a: 681b ldr r3, [r3, #0]
- 8005b8c: 6b1b ldr r3, [r3, #48] @ 0x30
- 8005b8e: f023 010f bic.w r1, r3, #15
- 8005b92: 687b ldr r3, [r7, #4]
- 8005b94: 699b ldr r3, [r3, #24]
- 8005b96: 1e5a subs r2, r3, #1
- 8005b98: 687b ldr r3, [r7, #4]
- 8005b9a: 681b ldr r3, [r3, #0]
- 8005b9c: 430a orrs r2, r1
- 8005b9e: 631a str r2, [r3, #48] @ 0x30
- 8005ba0: e007 b.n 8005bb2 <HAL_ADC_Init+0x316>
- }
- else
- {
- CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
- 8005ba2: 687b ldr r3, [r7, #4]
- 8005ba4: 681b ldr r3, [r3, #0]
- 8005ba6: 6b1a ldr r2, [r3, #48] @ 0x30
- 8005ba8: 687b ldr r3, [r7, #4]
- 8005baa: 681b ldr r3, [r3, #0]
- 8005bac: f022 020f bic.w r2, r2, #15
- 8005bb0: 631a str r2, [r3, #48] @ 0x30
- }
- /* Initialize the ADC state */
- /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
- ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
- 8005bb2: 687b ldr r3, [r7, #4]
- 8005bb4: 6d5b ldr r3, [r3, #84] @ 0x54
- 8005bb6: f023 0303 bic.w r3, r3, #3
- 8005bba: f043 0201 orr.w r2, r3, #1
- 8005bbe: 687b ldr r3, [r7, #4]
- 8005bc0: 655a str r2, [r3, #84] @ 0x54
- 8005bc2: e007 b.n 8005bd4 <HAL_ADC_Init+0x338>
- }
- else
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
- 8005bc4: 687b ldr r3, [r7, #4]
- 8005bc6: 6d5b ldr r3, [r3, #84] @ 0x54
- 8005bc8: f043 0210 orr.w r2, r3, #16
- 8005bcc: 687b ldr r3, [r7, #4]
- 8005bce: 655a str r2, [r3, #84] @ 0x54
- tmp_hal_status = HAL_ERROR;
- 8005bd0: 2301 movs r3, #1
- 8005bd2: 77fb strb r3, [r7, #31]
- }
- /* Return function status */
- return tmp_hal_status;
- 8005bd4: 7ffb ldrb r3, [r7, #31]
- }
- 8005bd6: 4618 mov r0, r3
- 8005bd8: 3724 adds r7, #36 @ 0x24
- 8005bda: 46bd mov sp, r7
- 8005bdc: bd90 pop {r4, r7, pc}
- 8005bde: bf00 nop
- 08005be0 <HAL_ADC_Start_DMA>:
- * @param pData Destination Buffer address.
- * @param Length Number of data to be transferred from ADC peripheral to memory
- * @retval HAL status.
- */
- HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
- {
- 8005be0: b580 push {r7, lr}
- 8005be2: b086 sub sp, #24
- 8005be4: af00 add r7, sp, #0
- 8005be6: 60f8 str r0, [r7, #12]
- 8005be8: 60b9 str r1, [r7, #8]
- 8005bea: 607a str r2, [r7, #4]
- HAL_StatusTypeDef tmp_hal_status;
- uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
- 8005bec: 68fb ldr r3, [r7, #12]
- 8005bee: 681b ldr r3, [r3, #0]
- 8005bf0: 4a55 ldr r2, [pc, #340] @ (8005d48 <HAL_ADC_Start_DMA+0x168>)
- 8005bf2: 4293 cmp r3, r2
- 8005bf4: d004 beq.n 8005c00 <HAL_ADC_Start_DMA+0x20>
- 8005bf6: 68fb ldr r3, [r7, #12]
- 8005bf8: 681b ldr r3, [r3, #0]
- 8005bfa: 4a54 ldr r2, [pc, #336] @ (8005d4c <HAL_ADC_Start_DMA+0x16c>)
- 8005bfc: 4293 cmp r3, r2
- 8005bfe: d101 bne.n 8005c04 <HAL_ADC_Start_DMA+0x24>
- 8005c00: 4b53 ldr r3, [pc, #332] @ (8005d50 <HAL_ADC_Start_DMA+0x170>)
- 8005c02: e000 b.n 8005c06 <HAL_ADC_Start_DMA+0x26>
- 8005c04: 4b53 ldr r3, [pc, #332] @ (8005d54 <HAL_ADC_Start_DMA+0x174>)
- 8005c06: 4618 mov r0, r3
- 8005c08: f7ff fd64 bl 80056d4 <LL_ADC_GetMultimode>
- 8005c0c: 6138 str r0, [r7, #16]
- /* Check the parameters */
- assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
- /* Perform ADC enable and conversion start if no conversion is on going */
- if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
- 8005c0e: 68fb ldr r3, [r7, #12]
- 8005c10: 681b ldr r3, [r3, #0]
- 8005c12: 4618 mov r0, r3
- 8005c14: f7ff fe1c bl 8005850 <LL_ADC_REG_IsConversionOngoing>
- 8005c18: 4603 mov r3, r0
- 8005c1a: 2b00 cmp r3, #0
- 8005c1c: f040 808c bne.w 8005d38 <HAL_ADC_Start_DMA+0x158>
- {
- /* Process locked */
- __HAL_LOCK(hadc);
- 8005c20: 68fb ldr r3, [r7, #12]
- 8005c22: f893 3050 ldrb.w r3, [r3, #80] @ 0x50
- 8005c26: 2b01 cmp r3, #1
- 8005c28: d101 bne.n 8005c2e <HAL_ADC_Start_DMA+0x4e>
- 8005c2a: 2302 movs r3, #2
- 8005c2c: e087 b.n 8005d3e <HAL_ADC_Start_DMA+0x15e>
- 8005c2e: 68fb ldr r3, [r7, #12]
- 8005c30: 2201 movs r2, #1
- 8005c32: f883 2050 strb.w r2, [r3, #80] @ 0x50
- /* Ensure that multimode regular conversions are not enabled. */
- /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used. */
- if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
- 8005c36: 693b ldr r3, [r7, #16]
- 8005c38: 2b00 cmp r3, #0
- 8005c3a: d005 beq.n 8005c48 <HAL_ADC_Start_DMA+0x68>
- || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
- 8005c3c: 693b ldr r3, [r7, #16]
- 8005c3e: 2b05 cmp r3, #5
- 8005c40: d002 beq.n 8005c48 <HAL_ADC_Start_DMA+0x68>
- || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
- 8005c42: 693b ldr r3, [r7, #16]
- 8005c44: 2b09 cmp r3, #9
- 8005c46: d170 bne.n 8005d2a <HAL_ADC_Start_DMA+0x14a>
- )
- {
- /* Enable the ADC peripheral */
- tmp_hal_status = ADC_Enable(hadc);
- 8005c48: 68f8 ldr r0, [r7, #12]
- 8005c4a: f000 fbfd bl 8006448 <ADC_Enable>
- 8005c4e: 4603 mov r3, r0
- 8005c50: 75fb strb r3, [r7, #23]
- /* Start conversion if ADC is effectively enabled */
- if (tmp_hal_status == HAL_OK)
- 8005c52: 7dfb ldrb r3, [r7, #23]
- 8005c54: 2b00 cmp r3, #0
- 8005c56: d163 bne.n 8005d20 <HAL_ADC_Start_DMA+0x140>
- {
- /* Set ADC state */
- /* - Clear state bitfield related to regular group conversion results */
- /* - Set state bitfield related to regular operation */
- ADC_STATE_CLR_SET(hadc->State,
- 8005c58: 68fb ldr r3, [r7, #12]
- 8005c5a: 6d5a ldr r2, [r3, #84] @ 0x54
- 8005c5c: 4b3e ldr r3, [pc, #248] @ (8005d58 <HAL_ADC_Start_DMA+0x178>)
- 8005c5e: 4013 ands r3, r2
- 8005c60: f443 7280 orr.w r2, r3, #256 @ 0x100
- 8005c64: 68fb ldr r3, [r7, #12]
- 8005c66: 655a str r2, [r3, #84] @ 0x54
- HAL_ADC_STATE_REG_BUSY);
- /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
- - if ADC instance is master or if multimode feature is not available
- - if multimode setting is disabled (ADC instance slave in independent mode) */
- if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
- 8005c68: 68fb ldr r3, [r7, #12]
- 8005c6a: 681b ldr r3, [r3, #0]
- 8005c6c: 4a37 ldr r2, [pc, #220] @ (8005d4c <HAL_ADC_Start_DMA+0x16c>)
- 8005c6e: 4293 cmp r3, r2
- 8005c70: d002 beq.n 8005c78 <HAL_ADC_Start_DMA+0x98>
- 8005c72: 68fb ldr r3, [r7, #12]
- 8005c74: 681b ldr r3, [r3, #0]
- 8005c76: e000 b.n 8005c7a <HAL_ADC_Start_DMA+0x9a>
- 8005c78: 4b33 ldr r3, [pc, #204] @ (8005d48 <HAL_ADC_Start_DMA+0x168>)
- 8005c7a: 68fa ldr r2, [r7, #12]
- 8005c7c: 6812 ldr r2, [r2, #0]
- 8005c7e: 4293 cmp r3, r2
- 8005c80: d002 beq.n 8005c88 <HAL_ADC_Start_DMA+0xa8>
- || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
- 8005c82: 693b ldr r3, [r7, #16]
- 8005c84: 2b00 cmp r3, #0
- 8005c86: d105 bne.n 8005c94 <HAL_ADC_Start_DMA+0xb4>
- )
- {
- CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
- 8005c88: 68fb ldr r3, [r7, #12]
- 8005c8a: 6d5b ldr r3, [r3, #84] @ 0x54
- 8005c8c: f423 1280 bic.w r2, r3, #1048576 @ 0x100000
- 8005c90: 68fb ldr r3, [r7, #12]
- 8005c92: 655a str r2, [r3, #84] @ 0x54
- }
- /* Check if a conversion is on going on ADC group injected */
- if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
- 8005c94: 68fb ldr r3, [r7, #12]
- 8005c96: 6d5b ldr r3, [r3, #84] @ 0x54
- 8005c98: f403 5380 and.w r3, r3, #4096 @ 0x1000
- 8005c9c: 2b00 cmp r3, #0
- 8005c9e: d006 beq.n 8005cae <HAL_ADC_Start_DMA+0xce>
- {
- /* Reset ADC error code fields related to regular conversions only */
- CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
- 8005ca0: 68fb ldr r3, [r7, #12]
- 8005ca2: 6d9b ldr r3, [r3, #88] @ 0x58
- 8005ca4: f023 0206 bic.w r2, r3, #6
- 8005ca8: 68fb ldr r3, [r7, #12]
- 8005caa: 659a str r2, [r3, #88] @ 0x58
- 8005cac: e002 b.n 8005cb4 <HAL_ADC_Start_DMA+0xd4>
- }
- else
- {
- /* Reset all ADC error code fields */
- ADC_CLEAR_ERRORCODE(hadc);
- 8005cae: 68fb ldr r3, [r7, #12]
- 8005cb0: 2200 movs r2, #0
- 8005cb2: 659a str r2, [r3, #88] @ 0x58
- }
- /* Set the DMA transfer complete callback */
- hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
- 8005cb4: 68fb ldr r3, [r7, #12]
- 8005cb6: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8005cb8: 4a28 ldr r2, [pc, #160] @ (8005d5c <HAL_ADC_Start_DMA+0x17c>)
- 8005cba: 63da str r2, [r3, #60] @ 0x3c
- /* Set the DMA half transfer complete callback */
- hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
- 8005cbc: 68fb ldr r3, [r7, #12]
- 8005cbe: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8005cc0: 4a27 ldr r2, [pc, #156] @ (8005d60 <HAL_ADC_Start_DMA+0x180>)
- 8005cc2: 641a str r2, [r3, #64] @ 0x40
- /* Set the DMA error callback */
- hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
- 8005cc4: 68fb ldr r3, [r7, #12]
- 8005cc6: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8005cc8: 4a26 ldr r2, [pc, #152] @ (8005d64 <HAL_ADC_Start_DMA+0x184>)
- 8005cca: 64da str r2, [r3, #76] @ 0x4c
- /* ADC start (in case of SW start): */
- /* Clear regular group conversion flag and overrun flag */
- /* (To ensure of no unknown state from potential previous ADC */
- /* operations) */
- __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
- 8005ccc: 68fb ldr r3, [r7, #12]
- 8005cce: 681b ldr r3, [r3, #0]
- 8005cd0: 221c movs r2, #28
- 8005cd2: 601a str r2, [r3, #0]
- /* Process unlocked */
- /* Unlock before starting ADC conversions: in case of potential */
- /* interruption, to let the process to ADC IRQ Handler. */
- __HAL_UNLOCK(hadc);
- 8005cd4: 68fb ldr r3, [r7, #12]
- 8005cd6: 2200 movs r2, #0
- 8005cd8: f883 2050 strb.w r2, [r3, #80] @ 0x50
- /* With DMA, overrun event is always considered as an error even if
- hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
- ADC_IT_OVR is enabled. */
- __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
- 8005cdc: 68fb ldr r3, [r7, #12]
- 8005cde: 681b ldr r3, [r3, #0]
- 8005ce0: 685a ldr r2, [r3, #4]
- 8005ce2: 68fb ldr r3, [r7, #12]
- 8005ce4: 681b ldr r3, [r3, #0]
- 8005ce6: f042 0210 orr.w r2, r2, #16
- 8005cea: 605a str r2, [r3, #4]
- {
- LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
- }
- #else
- LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
- 8005cec: 68fb ldr r3, [r7, #12]
- 8005cee: 681a ldr r2, [r3, #0]
- 8005cf0: 68fb ldr r3, [r7, #12]
- 8005cf2: 6adb ldr r3, [r3, #44] @ 0x2c
- 8005cf4: 4619 mov r1, r3
- 8005cf6: 4610 mov r0, r2
- 8005cf8: f7ff fc89 bl 800560e <LL_ADC_REG_SetDataTransferMode>
- #endif
- /* Start the DMA channel */
- tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
- 8005cfc: 68fb ldr r3, [r7, #12]
- 8005cfe: 6cd8 ldr r0, [r3, #76] @ 0x4c
- 8005d00: 68fb ldr r3, [r7, #12]
- 8005d02: 681b ldr r3, [r3, #0]
- 8005d04: 3340 adds r3, #64 @ 0x40
- 8005d06: 4619 mov r1, r3
- 8005d08: 68ba ldr r2, [r7, #8]
- 8005d0a: 687b ldr r3, [r7, #4]
- 8005d0c: f002 fa5e bl 80081cc <HAL_DMA_Start_IT>
- 8005d10: 4603 mov r3, r0
- 8005d12: 75fb strb r3, [r7, #23]
- /* Enable conversion of regular group. */
- /* If software start has been selected, conversion starts immediately. */
- /* If external trigger has been selected, conversion will start at next */
- /* trigger event. */
- /* Start ADC group regular conversion */
- LL_ADC_REG_StartConversion(hadc->Instance);
- 8005d14: 68fb ldr r3, [r7, #12]
- 8005d16: 681b ldr r3, [r3, #0]
- 8005d18: 4618 mov r0, r3
- 8005d1a: f7ff fd85 bl 8005828 <LL_ADC_REG_StartConversion>
- if (tmp_hal_status == HAL_OK)
- 8005d1e: e00d b.n 8005d3c <HAL_ADC_Start_DMA+0x15c>
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hadc);
- 8005d20: 68fb ldr r3, [r7, #12]
- 8005d22: 2200 movs r2, #0
- 8005d24: f883 2050 strb.w r2, [r3, #80] @ 0x50
- if (tmp_hal_status == HAL_OK)
- 8005d28: e008 b.n 8005d3c <HAL_ADC_Start_DMA+0x15c>
- }
- }
- else
- {
- tmp_hal_status = HAL_ERROR;
- 8005d2a: 2301 movs r3, #1
- 8005d2c: 75fb strb r3, [r7, #23]
- /* Process unlocked */
- __HAL_UNLOCK(hadc);
- 8005d2e: 68fb ldr r3, [r7, #12]
- 8005d30: 2200 movs r2, #0
- 8005d32: f883 2050 strb.w r2, [r3, #80] @ 0x50
- 8005d36: e001 b.n 8005d3c <HAL_ADC_Start_DMA+0x15c>
- }
- }
- else
- {
- tmp_hal_status = HAL_BUSY;
- 8005d38: 2302 movs r3, #2
- 8005d3a: 75fb strb r3, [r7, #23]
- }
- /* Return function status */
- return tmp_hal_status;
- 8005d3c: 7dfb ldrb r3, [r7, #23]
- }
- 8005d3e: 4618 mov r0, r3
- 8005d40: 3718 adds r7, #24
- 8005d42: 46bd mov sp, r7
- 8005d44: bd80 pop {r7, pc}
- 8005d46: bf00 nop
- 8005d48: 40022000 .word 0x40022000
- 8005d4c: 40022100 .word 0x40022100
- 8005d50: 40022300 .word 0x40022300
- 8005d54: 58026300 .word 0x58026300
- 8005d58: fffff0fe .word 0xfffff0fe
- 8005d5c: 0800661b .word 0x0800661b
- 8005d60: 080066f3 .word 0x080066f3
- 8005d64: 0800670f .word 0x0800670f
- 08005d68 <HAL_ADC_ConvHalfCpltCallback>:
- * @brief Conversion DMA half-transfer callback in non-blocking mode.
- * @param hadc ADC handle
- * @retval None
- */
- __weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
- {
- 8005d68: b480 push {r7}
- 8005d6a: b083 sub sp, #12
- 8005d6c: af00 add r7, sp, #0
- 8005d6e: 6078 str r0, [r7, #4]
- UNUSED(hadc);
- /* NOTE : This function should not be modified. When the callback is needed,
- function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
- */
- }
- 8005d70: bf00 nop
- 8005d72: 370c adds r7, #12
- 8005d74: 46bd mov sp, r7
- 8005d76: f85d 7b04 ldr.w r7, [sp], #4
- 8005d7a: 4770 bx lr
- 08005d7c <HAL_ADC_ErrorCallback>:
- * (this function is also clearing overrun flag)
- * @param hadc ADC handle
- * @retval None
- */
- __weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
- {
- 8005d7c: b480 push {r7}
- 8005d7e: b083 sub sp, #12
- 8005d80: af00 add r7, sp, #0
- 8005d82: 6078 str r0, [r7, #4]
- UNUSED(hadc);
- /* NOTE : This function should not be modified. When the callback is needed,
- function HAL_ADC_ErrorCallback must be implemented in the user file.
- */
- }
- 8005d84: bf00 nop
- 8005d86: 370c adds r7, #12
- 8005d88: 46bd mov sp, r7
- 8005d8a: f85d 7b04 ldr.w r7, [sp], #4
- 8005d8e: 4770 bx lr
- 08005d90 <HAL_ADC_ConfigChannel>:
- * @param hadc ADC handle
- * @param sConfig Structure of ADC channel assigned to ADC group regular.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
- {
- 8005d90: b590 push {r4, r7, lr}
- 8005d92: b0a1 sub sp, #132 @ 0x84
- 8005d94: af00 add r7, sp, #0
- 8005d96: 6078 str r0, [r7, #4]
- 8005d98: 6039 str r1, [r7, #0]
- HAL_StatusTypeDef tmp_hal_status = HAL_OK;
- 8005d9a: 2300 movs r3, #0
- 8005d9c: f887 307f strb.w r3, [r7, #127] @ 0x7f
- uint32_t tmpOffsetShifted;
- uint32_t tmp_config_internal_channel;
- __IO uint32_t wait_loop_index = 0;
- 8005da0: 2300 movs r3, #0
- 8005da2: 60bb str r3, [r7, #8]
- /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
- ignored (considered as reset) */
- assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));
- /* Verification of channel number */
- if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
- 8005da4: 683b ldr r3, [r7, #0]
- 8005da6: 68db ldr r3, [r3, #12]
- 8005da8: 4a65 ldr r2, [pc, #404] @ (8005f40 <HAL_ADC_ConfigChannel+0x1b0>)
- 8005daa: 4293 cmp r3, r2
- }
- #endif
- }
- /* Process locked */
- __HAL_LOCK(hadc);
- 8005dac: 687b ldr r3, [r7, #4]
- 8005dae: f893 3050 ldrb.w r3, [r3, #80] @ 0x50
- 8005db2: 2b01 cmp r3, #1
- 8005db4: d101 bne.n 8005dba <HAL_ADC_ConfigChannel+0x2a>
- 8005db6: 2302 movs r3, #2
- 8005db8: e32e b.n 8006418 <HAL_ADC_ConfigChannel+0x688>
- 8005dba: 687b ldr r3, [r7, #4]
- 8005dbc: 2201 movs r2, #1
- 8005dbe: f883 2050 strb.w r2, [r3, #80] @ 0x50
- /* Parameters update conditioned to ADC state: */
- /* Parameters that can be updated when ADC is disabled or enabled without */
- /* conversion on going on regular group: */
- /* - Channel number */
- /* - Channel rank */
- if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
- 8005dc2: 687b ldr r3, [r7, #4]
- 8005dc4: 681b ldr r3, [r3, #0]
- 8005dc6: 4618 mov r0, r3
- 8005dc8: f7ff fd42 bl 8005850 <LL_ADC_REG_IsConversionOngoing>
- 8005dcc: 4603 mov r3, r0
- 8005dce: 2b00 cmp r3, #0
- 8005dd0: f040 8313 bne.w 80063fa <HAL_ADC_ConfigChannel+0x66a>
- {
- if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
- 8005dd4: 683b ldr r3, [r7, #0]
- 8005dd6: 681b ldr r3, [r3, #0]
- 8005dd8: 2b00 cmp r3, #0
- 8005dda: db2c blt.n 8005e36 <HAL_ADC_ConfigChannel+0xa6>
- /* ADC channels preselection */
- hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
- }
- #else
- /* ADC channels preselection */
- hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
- 8005ddc: 683b ldr r3, [r7, #0]
- 8005dde: 681b ldr r3, [r3, #0]
- 8005de0: f3c3 0313 ubfx r3, r3, #0, #20
- 8005de4: 2b00 cmp r3, #0
- 8005de6: d108 bne.n 8005dfa <HAL_ADC_ConfigChannel+0x6a>
- 8005de8: 683b ldr r3, [r7, #0]
- 8005dea: 681b ldr r3, [r3, #0]
- 8005dec: 0e9b lsrs r3, r3, #26
- 8005dee: f003 031f and.w r3, r3, #31
- 8005df2: 2201 movs r2, #1
- 8005df4: fa02 f303 lsl.w r3, r2, r3
- 8005df8: e016 b.n 8005e28 <HAL_ADC_ConfigChannel+0x98>
- 8005dfa: 683b ldr r3, [r7, #0]
- 8005dfc: 681b ldr r3, [r3, #0]
- 8005dfe: 667b str r3, [r7, #100] @ 0x64
- uint32_t result;
- #if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
- (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \
- (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) )
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 8005e00: 6e7b ldr r3, [r7, #100] @ 0x64
- 8005e02: fa93 f3a3 rbit r3, r3
- 8005e06: 663b str r3, [r7, #96] @ 0x60
- result |= value & 1U;
- s--;
- }
- result <<= s; /* shift when v's highest bits are zero */
- #endif
- return result;
- 8005e08: 6e3b ldr r3, [r7, #96] @ 0x60
- 8005e0a: 66bb str r3, [r7, #104] @ 0x68
- optimisations using the logic "value was passed to __builtin_clz, so it
- is non-zero".
- ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
- single CLZ instruction.
- */
- if (value == 0U)
- 8005e0c: 6ebb ldr r3, [r7, #104] @ 0x68
- 8005e0e: 2b00 cmp r3, #0
- 8005e10: d101 bne.n 8005e16 <HAL_ADC_ConfigChannel+0x86>
- {
- return 32U;
- 8005e12: 2320 movs r3, #32
- 8005e14: e003 b.n 8005e1e <HAL_ADC_ConfigChannel+0x8e>
- }
- return __builtin_clz(value);
- 8005e16: 6ebb ldr r3, [r7, #104] @ 0x68
- 8005e18: fab3 f383 clz r3, r3
- 8005e1c: b2db uxtb r3, r3
- 8005e1e: f003 031f and.w r3, r3, #31
- 8005e22: 2201 movs r2, #1
- 8005e24: fa02 f303 lsl.w r3, r2, r3
- 8005e28: 687a ldr r2, [r7, #4]
- 8005e2a: 6812 ldr r2, [r2, #0]
- 8005e2c: 69d1 ldr r1, [r2, #28]
- 8005e2e: 687a ldr r2, [r7, #4]
- 8005e30: 6812 ldr r2, [r2, #0]
- 8005e32: 430b orrs r3, r1
- 8005e34: 61d3 str r3, [r2, #28]
- #endif /* ADC_VER_V5_V90 */
- }
- /* Set ADC group regular sequence: channel on the selected scan sequence rank */
- LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
- 8005e36: 687b ldr r3, [r7, #4]
- 8005e38: 6818 ldr r0, [r3, #0]
- 8005e3a: 683b ldr r3, [r7, #0]
- 8005e3c: 6859 ldr r1, [r3, #4]
- 8005e3e: 683b ldr r3, [r7, #0]
- 8005e40: 681b ldr r3, [r3, #0]
- 8005e42: 461a mov r2, r3
- 8005e44: f7ff fbb7 bl 80055b6 <LL_ADC_REG_SetSequencerRanks>
- /* Parameters update conditioned to ADC state: */
- /* Parameters that can be updated when ADC is disabled or enabled without */
- /* conversion on going on regular group: */
- /* - Channel sampling time */
- /* - Channel offset */
- tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
- 8005e48: 687b ldr r3, [r7, #4]
- 8005e4a: 681b ldr r3, [r3, #0]
- 8005e4c: 4618 mov r0, r3
- 8005e4e: f7ff fcff bl 8005850 <LL_ADC_REG_IsConversionOngoing>
- 8005e52: 67b8 str r0, [r7, #120] @ 0x78
- tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
- 8005e54: 687b ldr r3, [r7, #4]
- 8005e56: 681b ldr r3, [r3, #0]
- 8005e58: 4618 mov r0, r3
- 8005e5a: f7ff fd0c bl 8005876 <LL_ADC_INJ_IsConversionOngoing>
- 8005e5e: 6778 str r0, [r7, #116] @ 0x74
- if ((tmp_adc_is_conversion_on_going_regular == 0UL)
- 8005e60: 6fbb ldr r3, [r7, #120] @ 0x78
- 8005e62: 2b00 cmp r3, #0
- 8005e64: f040 80b8 bne.w 8005fd8 <HAL_ADC_ConfigChannel+0x248>
- && (tmp_adc_is_conversion_on_going_injected == 0UL)
- 8005e68: 6f7b ldr r3, [r7, #116] @ 0x74
- 8005e6a: 2b00 cmp r3, #0
- 8005e6c: f040 80b4 bne.w 8005fd8 <HAL_ADC_ConfigChannel+0x248>
- )
- {
- /* Set sampling time of the selected ADC channel */
- LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
- 8005e70: 687b ldr r3, [r7, #4]
- 8005e72: 6818 ldr r0, [r3, #0]
- 8005e74: 683b ldr r3, [r7, #0]
- 8005e76: 6819 ldr r1, [r3, #0]
- 8005e78: 683b ldr r3, [r7, #0]
- 8005e7a: 689b ldr r3, [r3, #8]
- 8005e7c: 461a mov r2, r3
- 8005e7e: f7ff fbd9 bl 8005634 <LL_ADC_SetChannelSamplingTime>
- tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
- }
- else
- #endif /* ADC_VER_V5_V90 */
- {
- tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
- 8005e82: 4b30 ldr r3, [pc, #192] @ (8005f44 <HAL_ADC_ConfigChannel+0x1b4>)
- 8005e84: 681b ldr r3, [r3, #0]
- 8005e86: f003 4370 and.w r3, r3, #4026531840 @ 0xf0000000
- 8005e8a: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 8005e8e: d10b bne.n 8005ea8 <HAL_ADC_ConfigChannel+0x118>
- 8005e90: 683b ldr r3, [r7, #0]
- 8005e92: 695a ldr r2, [r3, #20]
- 8005e94: 687b ldr r3, [r7, #4]
- 8005e96: 681b ldr r3, [r3, #0]
- 8005e98: 68db ldr r3, [r3, #12]
- 8005e9a: 089b lsrs r3, r3, #2
- 8005e9c: f003 0307 and.w r3, r3, #7
- 8005ea0: 005b lsls r3, r3, #1
- 8005ea2: fa02 f303 lsl.w r3, r2, r3
- 8005ea6: e01d b.n 8005ee4 <HAL_ADC_ConfigChannel+0x154>
- 8005ea8: 687b ldr r3, [r7, #4]
- 8005eaa: 681b ldr r3, [r3, #0]
- 8005eac: 68db ldr r3, [r3, #12]
- 8005eae: f003 0310 and.w r3, r3, #16
- 8005eb2: 2b00 cmp r3, #0
- 8005eb4: d10b bne.n 8005ece <HAL_ADC_ConfigChannel+0x13e>
- 8005eb6: 683b ldr r3, [r7, #0]
- 8005eb8: 695a ldr r2, [r3, #20]
- 8005eba: 687b ldr r3, [r7, #4]
- 8005ebc: 681b ldr r3, [r3, #0]
- 8005ebe: 68db ldr r3, [r3, #12]
- 8005ec0: 089b lsrs r3, r3, #2
- 8005ec2: f003 0307 and.w r3, r3, #7
- 8005ec6: 005b lsls r3, r3, #1
- 8005ec8: fa02 f303 lsl.w r3, r2, r3
- 8005ecc: e00a b.n 8005ee4 <HAL_ADC_ConfigChannel+0x154>
- 8005ece: 683b ldr r3, [r7, #0]
- 8005ed0: 695a ldr r2, [r3, #20]
- 8005ed2: 687b ldr r3, [r7, #4]
- 8005ed4: 681b ldr r3, [r3, #0]
- 8005ed6: 68db ldr r3, [r3, #12]
- 8005ed8: 089b lsrs r3, r3, #2
- 8005eda: f003 0304 and.w r3, r3, #4
- 8005ede: 005b lsls r3, r3, #1
- 8005ee0: fa02 f303 lsl.w r3, r2, r3
- 8005ee4: 673b str r3, [r7, #112] @ 0x70
- }
-
- if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
- 8005ee6: 683b ldr r3, [r7, #0]
- 8005ee8: 691b ldr r3, [r3, #16]
- 8005eea: 2b04 cmp r3, #4
- 8005eec: d02c beq.n 8005f48 <HAL_ADC_ConfigChannel+0x1b8>
- {
- /* Set ADC selected offset number */
- LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
- 8005eee: 687b ldr r3, [r7, #4]
- 8005ef0: 6818 ldr r0, [r3, #0]
- 8005ef2: 683b ldr r3, [r7, #0]
- 8005ef4: 6919 ldr r1, [r3, #16]
- 8005ef6: 683b ldr r3, [r7, #0]
- 8005ef8: 681a ldr r2, [r3, #0]
- 8005efa: 6f3b ldr r3, [r7, #112] @ 0x70
- 8005efc: f7ff faf4 bl 80054e8 <LL_ADC_SetOffset>
- else
- #endif /* ADC_VER_V5_V90 */
- {
- assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
- /* Set ADC selected offset signed saturation */
- LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
- 8005f00: 687b ldr r3, [r7, #4]
- 8005f02: 6818 ldr r0, [r3, #0]
- 8005f04: 683b ldr r3, [r7, #0]
- 8005f06: 6919 ldr r1, [r3, #16]
- 8005f08: 683b ldr r3, [r7, #0]
- 8005f0a: 7e5b ldrb r3, [r3, #25]
- 8005f0c: 2b01 cmp r3, #1
- 8005f0e: d102 bne.n 8005f16 <HAL_ADC_ConfigChannel+0x186>
- 8005f10: f04f 4300 mov.w r3, #2147483648 @ 0x80000000
- 8005f14: e000 b.n 8005f18 <HAL_ADC_ConfigChannel+0x188>
- 8005f16: 2300 movs r3, #0
- 8005f18: 461a mov r2, r3
- 8005f1a: f7ff fb1e bl 800555a <LL_ADC_SetOffsetSignedSaturation>
- assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
- /* Set ADC selected offset right shift */
- LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
- 8005f1e: 687b ldr r3, [r7, #4]
- 8005f20: 6818 ldr r0, [r3, #0]
- 8005f22: 683b ldr r3, [r7, #0]
- 8005f24: 6919 ldr r1, [r3, #16]
- 8005f26: 683b ldr r3, [r7, #0]
- 8005f28: 7e1b ldrb r3, [r3, #24]
- 8005f2a: 2b01 cmp r3, #1
- 8005f2c: d102 bne.n 8005f34 <HAL_ADC_ConfigChannel+0x1a4>
- 8005f2e: f44f 6300 mov.w r3, #2048 @ 0x800
- 8005f32: e000 b.n 8005f36 <HAL_ADC_ConfigChannel+0x1a6>
- 8005f34: 2300 movs r3, #0
- 8005f36: 461a mov r2, r3
- 8005f38: f7ff faf6 bl 8005528 <LL_ADC_SetDataRightShift>
- 8005f3c: e04c b.n 8005fd8 <HAL_ADC_ConfigChannel+0x248>
- 8005f3e: bf00 nop
- 8005f40: 47ff0000 .word 0x47ff0000
- 8005f44: 5c001000 .word 0x5c001000
- }
- }
- else
- #endif /* ADC_VER_V5_V90 */
- {
- if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
- 8005f48: 687b ldr r3, [r7, #4]
- 8005f4a: 681b ldr r3, [r3, #0]
- 8005f4c: 6e1b ldr r3, [r3, #96] @ 0x60
- 8005f4e: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 8005f52: 683b ldr r3, [r7, #0]
- 8005f54: 681b ldr r3, [r3, #0]
- 8005f56: 069b lsls r3, r3, #26
- 8005f58: 429a cmp r2, r3
- 8005f5a: d107 bne.n 8005f6c <HAL_ADC_ConfigChannel+0x1dc>
- {
- CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
- 8005f5c: 687b ldr r3, [r7, #4]
- 8005f5e: 681b ldr r3, [r3, #0]
- 8005f60: 6e1a ldr r2, [r3, #96] @ 0x60
- 8005f62: 687b ldr r3, [r7, #4]
- 8005f64: 681b ldr r3, [r3, #0]
- 8005f66: f022 4200 bic.w r2, r2, #2147483648 @ 0x80000000
- 8005f6a: 661a str r2, [r3, #96] @ 0x60
- }
- if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
- 8005f6c: 687b ldr r3, [r7, #4]
- 8005f6e: 681b ldr r3, [r3, #0]
- 8005f70: 6e5b ldr r3, [r3, #100] @ 0x64
- 8005f72: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 8005f76: 683b ldr r3, [r7, #0]
- 8005f78: 681b ldr r3, [r3, #0]
- 8005f7a: 069b lsls r3, r3, #26
- 8005f7c: 429a cmp r2, r3
- 8005f7e: d107 bne.n 8005f90 <HAL_ADC_ConfigChannel+0x200>
- {
- CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
- 8005f80: 687b ldr r3, [r7, #4]
- 8005f82: 681b ldr r3, [r3, #0]
- 8005f84: 6e5a ldr r2, [r3, #100] @ 0x64
- 8005f86: 687b ldr r3, [r7, #4]
- 8005f88: 681b ldr r3, [r3, #0]
- 8005f8a: f022 4200 bic.w r2, r2, #2147483648 @ 0x80000000
- 8005f8e: 665a str r2, [r3, #100] @ 0x64
- }
- if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
- 8005f90: 687b ldr r3, [r7, #4]
- 8005f92: 681b ldr r3, [r3, #0]
- 8005f94: 6e9b ldr r3, [r3, #104] @ 0x68
- 8005f96: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 8005f9a: 683b ldr r3, [r7, #0]
- 8005f9c: 681b ldr r3, [r3, #0]
- 8005f9e: 069b lsls r3, r3, #26
- 8005fa0: 429a cmp r2, r3
- 8005fa2: d107 bne.n 8005fb4 <HAL_ADC_ConfigChannel+0x224>
- {
- CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
- 8005fa4: 687b ldr r3, [r7, #4]
- 8005fa6: 681b ldr r3, [r3, #0]
- 8005fa8: 6e9a ldr r2, [r3, #104] @ 0x68
- 8005faa: 687b ldr r3, [r7, #4]
- 8005fac: 681b ldr r3, [r3, #0]
- 8005fae: f022 4200 bic.w r2, r2, #2147483648 @ 0x80000000
- 8005fb2: 669a str r2, [r3, #104] @ 0x68
- }
- if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
- 8005fb4: 687b ldr r3, [r7, #4]
- 8005fb6: 681b ldr r3, [r3, #0]
- 8005fb8: 6edb ldr r3, [r3, #108] @ 0x6c
- 8005fba: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 8005fbe: 683b ldr r3, [r7, #0]
- 8005fc0: 681b ldr r3, [r3, #0]
- 8005fc2: 069b lsls r3, r3, #26
- 8005fc4: 429a cmp r2, r3
- 8005fc6: d107 bne.n 8005fd8 <HAL_ADC_ConfigChannel+0x248>
- {
- CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
- 8005fc8: 687b ldr r3, [r7, #4]
- 8005fca: 681b ldr r3, [r3, #0]
- 8005fcc: 6eda ldr r2, [r3, #108] @ 0x6c
- 8005fce: 687b ldr r3, [r7, #4]
- 8005fd0: 681b ldr r3, [r3, #0]
- 8005fd2: f022 4200 bic.w r2, r2, #2147483648 @ 0x80000000
- 8005fd6: 66da str r2, [r3, #108] @ 0x6c
- /* Parameters update conditioned to ADC state: */
- /* Parameters that can be updated only when ADC is disabled: */
- /* - Single or differential mode */
- /* - Internal measurement channels: Vbat/VrefInt/TempSensor */
- if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
- 8005fd8: 687b ldr r3, [r7, #4]
- 8005fda: 681b ldr r3, [r3, #0]
- 8005fdc: 4618 mov r0, r3
- 8005fde: f7ff fbfd bl 80057dc <LL_ADC_IsEnabled>
- 8005fe2: 4603 mov r3, r0
- 8005fe4: 2b00 cmp r3, #0
- 8005fe6: f040 8211 bne.w 800640c <HAL_ADC_ConfigChannel+0x67c>
- {
- /* Set mode single-ended or differential input of the selected ADC channel */
- LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
- 8005fea: 687b ldr r3, [r7, #4]
- 8005fec: 6818 ldr r0, [r3, #0]
- 8005fee: 683b ldr r3, [r7, #0]
- 8005ff0: 6819 ldr r1, [r3, #0]
- 8005ff2: 683b ldr r3, [r7, #0]
- 8005ff4: 68db ldr r3, [r3, #12]
- 8005ff6: 461a mov r2, r3
- 8005ff8: f7ff fb48 bl 800568c <LL_ADC_SetChannelSingleDiff>
- /* Configuration of differential mode */
- if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
- 8005ffc: 683b ldr r3, [r7, #0]
- 8005ffe: 68db ldr r3, [r3, #12]
- 8006000: 4aa1 ldr r2, [pc, #644] @ (8006288 <HAL_ADC_ConfigChannel+0x4f8>)
- 8006002: 4293 cmp r3, r2
- 8006004: f040 812e bne.w 8006264 <HAL_ADC_ConfigChannel+0x4d4>
- {
- /* Set sampling time of the selected ADC channel */
- /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
- LL_ADC_SetChannelSamplingTime(hadc->Instance,
- 8006008: 687b ldr r3, [r7, #4]
- 800600a: 6818 ldr r0, [r3, #0]
- (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
- 800600c: 683b ldr r3, [r7, #0]
- 800600e: 681b ldr r3, [r3, #0]
- 8006010: f3c3 0313 ubfx r3, r3, #0, #20
- 8006014: 2b00 cmp r3, #0
- 8006016: d10b bne.n 8006030 <HAL_ADC_ConfigChannel+0x2a0>
- 8006018: 683b ldr r3, [r7, #0]
- 800601a: 681b ldr r3, [r3, #0]
- 800601c: 0e9b lsrs r3, r3, #26
- 800601e: 3301 adds r3, #1
- 8006020: f003 031f and.w r3, r3, #31
- 8006024: 2b09 cmp r3, #9
- 8006026: bf94 ite ls
- 8006028: 2301 movls r3, #1
- 800602a: 2300 movhi r3, #0
- 800602c: b2db uxtb r3, r3
- 800602e: e019 b.n 8006064 <HAL_ADC_ConfigChannel+0x2d4>
- 8006030: 683b ldr r3, [r7, #0]
- 8006032: 681b ldr r3, [r3, #0]
- 8006034: 65bb str r3, [r7, #88] @ 0x58
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 8006036: 6dbb ldr r3, [r7, #88] @ 0x58
- 8006038: fa93 f3a3 rbit r3, r3
- 800603c: 657b str r3, [r7, #84] @ 0x54
- return result;
- 800603e: 6d7b ldr r3, [r7, #84] @ 0x54
- 8006040: 65fb str r3, [r7, #92] @ 0x5c
- if (value == 0U)
- 8006042: 6dfb ldr r3, [r7, #92] @ 0x5c
- 8006044: 2b00 cmp r3, #0
- 8006046: d101 bne.n 800604c <HAL_ADC_ConfigChannel+0x2bc>
- return 32U;
- 8006048: 2320 movs r3, #32
- 800604a: e003 b.n 8006054 <HAL_ADC_ConfigChannel+0x2c4>
- return __builtin_clz(value);
- 800604c: 6dfb ldr r3, [r7, #92] @ 0x5c
- 800604e: fab3 f383 clz r3, r3
- 8006052: b2db uxtb r3, r3
- 8006054: 3301 adds r3, #1
- 8006056: f003 031f and.w r3, r3, #31
- 800605a: 2b09 cmp r3, #9
- 800605c: bf94 ite ls
- 800605e: 2301 movls r3, #1
- 8006060: 2300 movhi r3, #0
- 8006062: b2db uxtb r3, r3
- LL_ADC_SetChannelSamplingTime(hadc->Instance,
- 8006064: 2b00 cmp r3, #0
- 8006066: d079 beq.n 800615c <HAL_ADC_ConfigChannel+0x3cc>
- (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
- 8006068: 683b ldr r3, [r7, #0]
- 800606a: 681b ldr r3, [r3, #0]
- 800606c: f3c3 0313 ubfx r3, r3, #0, #20
- 8006070: 2b00 cmp r3, #0
- 8006072: d107 bne.n 8006084 <HAL_ADC_ConfigChannel+0x2f4>
- 8006074: 683b ldr r3, [r7, #0]
- 8006076: 681b ldr r3, [r3, #0]
- 8006078: 0e9b lsrs r3, r3, #26
- 800607a: 3301 adds r3, #1
- 800607c: 069b lsls r3, r3, #26
- 800607e: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 8006082: e015 b.n 80060b0 <HAL_ADC_ConfigChannel+0x320>
- 8006084: 683b ldr r3, [r7, #0]
- 8006086: 681b ldr r3, [r3, #0]
- 8006088: 64fb str r3, [r7, #76] @ 0x4c
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 800608a: 6cfb ldr r3, [r7, #76] @ 0x4c
- 800608c: fa93 f3a3 rbit r3, r3
- 8006090: 64bb str r3, [r7, #72] @ 0x48
- return result;
- 8006092: 6cbb ldr r3, [r7, #72] @ 0x48
- 8006094: 653b str r3, [r7, #80] @ 0x50
- if (value == 0U)
- 8006096: 6d3b ldr r3, [r7, #80] @ 0x50
- 8006098: 2b00 cmp r3, #0
- 800609a: d101 bne.n 80060a0 <HAL_ADC_ConfigChannel+0x310>
- return 32U;
- 800609c: 2320 movs r3, #32
- 800609e: e003 b.n 80060a8 <HAL_ADC_ConfigChannel+0x318>
- return __builtin_clz(value);
- 80060a0: 6d3b ldr r3, [r7, #80] @ 0x50
- 80060a2: fab3 f383 clz r3, r3
- 80060a6: b2db uxtb r3, r3
- 80060a8: 3301 adds r3, #1
- 80060aa: 069b lsls r3, r3, #26
- 80060ac: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 80060b0: 683b ldr r3, [r7, #0]
- 80060b2: 681b ldr r3, [r3, #0]
- 80060b4: f3c3 0313 ubfx r3, r3, #0, #20
- 80060b8: 2b00 cmp r3, #0
- 80060ba: d109 bne.n 80060d0 <HAL_ADC_ConfigChannel+0x340>
- 80060bc: 683b ldr r3, [r7, #0]
- 80060be: 681b ldr r3, [r3, #0]
- 80060c0: 0e9b lsrs r3, r3, #26
- 80060c2: 3301 adds r3, #1
- 80060c4: f003 031f and.w r3, r3, #31
- 80060c8: 2101 movs r1, #1
- 80060ca: fa01 f303 lsl.w r3, r1, r3
- 80060ce: e017 b.n 8006100 <HAL_ADC_ConfigChannel+0x370>
- 80060d0: 683b ldr r3, [r7, #0]
- 80060d2: 681b ldr r3, [r3, #0]
- 80060d4: 643b str r3, [r7, #64] @ 0x40
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 80060d6: 6c3b ldr r3, [r7, #64] @ 0x40
- 80060d8: fa93 f3a3 rbit r3, r3
- 80060dc: 63fb str r3, [r7, #60] @ 0x3c
- return result;
- 80060de: 6bfb ldr r3, [r7, #60] @ 0x3c
- 80060e0: 647b str r3, [r7, #68] @ 0x44
- if (value == 0U)
- 80060e2: 6c7b ldr r3, [r7, #68] @ 0x44
- 80060e4: 2b00 cmp r3, #0
- 80060e6: d101 bne.n 80060ec <HAL_ADC_ConfigChannel+0x35c>
- return 32U;
- 80060e8: 2320 movs r3, #32
- 80060ea: e003 b.n 80060f4 <HAL_ADC_ConfigChannel+0x364>
- return __builtin_clz(value);
- 80060ec: 6c7b ldr r3, [r7, #68] @ 0x44
- 80060ee: fab3 f383 clz r3, r3
- 80060f2: b2db uxtb r3, r3
- 80060f4: 3301 adds r3, #1
- 80060f6: f003 031f and.w r3, r3, #31
- 80060fa: 2101 movs r1, #1
- 80060fc: fa01 f303 lsl.w r3, r1, r3
- 8006100: ea42 0103 orr.w r1, r2, r3
- 8006104: 683b ldr r3, [r7, #0]
- 8006106: 681b ldr r3, [r3, #0]
- 8006108: f3c3 0313 ubfx r3, r3, #0, #20
- 800610c: 2b00 cmp r3, #0
- 800610e: d10a bne.n 8006126 <HAL_ADC_ConfigChannel+0x396>
- 8006110: 683b ldr r3, [r7, #0]
- 8006112: 681b ldr r3, [r3, #0]
- 8006114: 0e9b lsrs r3, r3, #26
- 8006116: 3301 adds r3, #1
- 8006118: f003 021f and.w r2, r3, #31
- 800611c: 4613 mov r3, r2
- 800611e: 005b lsls r3, r3, #1
- 8006120: 4413 add r3, r2
- 8006122: 051b lsls r3, r3, #20
- 8006124: e018 b.n 8006158 <HAL_ADC_ConfigChannel+0x3c8>
- 8006126: 683b ldr r3, [r7, #0]
- 8006128: 681b ldr r3, [r3, #0]
- 800612a: 637b str r3, [r7, #52] @ 0x34
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 800612c: 6b7b ldr r3, [r7, #52] @ 0x34
- 800612e: fa93 f3a3 rbit r3, r3
- 8006132: 633b str r3, [r7, #48] @ 0x30
- return result;
- 8006134: 6b3b ldr r3, [r7, #48] @ 0x30
- 8006136: 63bb str r3, [r7, #56] @ 0x38
- if (value == 0U)
- 8006138: 6bbb ldr r3, [r7, #56] @ 0x38
- 800613a: 2b00 cmp r3, #0
- 800613c: d101 bne.n 8006142 <HAL_ADC_ConfigChannel+0x3b2>
- return 32U;
- 800613e: 2320 movs r3, #32
- 8006140: e003 b.n 800614a <HAL_ADC_ConfigChannel+0x3ba>
- return __builtin_clz(value);
- 8006142: 6bbb ldr r3, [r7, #56] @ 0x38
- 8006144: fab3 f383 clz r3, r3
- 8006148: b2db uxtb r3, r3
- 800614a: 3301 adds r3, #1
- 800614c: f003 021f and.w r2, r3, #31
- 8006150: 4613 mov r3, r2
- 8006152: 005b lsls r3, r3, #1
- 8006154: 4413 add r3, r2
- 8006156: 051b lsls r3, r3, #20
- LL_ADC_SetChannelSamplingTime(hadc->Instance,
- 8006158: 430b orrs r3, r1
- 800615a: e07e b.n 800625a <HAL_ADC_ConfigChannel+0x4ca>
- (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
- 800615c: 683b ldr r3, [r7, #0]
- 800615e: 681b ldr r3, [r3, #0]
- 8006160: f3c3 0313 ubfx r3, r3, #0, #20
- 8006164: 2b00 cmp r3, #0
- 8006166: d107 bne.n 8006178 <HAL_ADC_ConfigChannel+0x3e8>
- 8006168: 683b ldr r3, [r7, #0]
- 800616a: 681b ldr r3, [r3, #0]
- 800616c: 0e9b lsrs r3, r3, #26
- 800616e: 3301 adds r3, #1
- 8006170: 069b lsls r3, r3, #26
- 8006172: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 8006176: e015 b.n 80061a4 <HAL_ADC_ConfigChannel+0x414>
- 8006178: 683b ldr r3, [r7, #0]
- 800617a: 681b ldr r3, [r3, #0]
- 800617c: 62bb str r3, [r7, #40] @ 0x28
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 800617e: 6abb ldr r3, [r7, #40] @ 0x28
- 8006180: fa93 f3a3 rbit r3, r3
- 8006184: 627b str r3, [r7, #36] @ 0x24
- return result;
- 8006186: 6a7b ldr r3, [r7, #36] @ 0x24
- 8006188: 62fb str r3, [r7, #44] @ 0x2c
- if (value == 0U)
- 800618a: 6afb ldr r3, [r7, #44] @ 0x2c
- 800618c: 2b00 cmp r3, #0
- 800618e: d101 bne.n 8006194 <HAL_ADC_ConfigChannel+0x404>
- return 32U;
- 8006190: 2320 movs r3, #32
- 8006192: e003 b.n 800619c <HAL_ADC_ConfigChannel+0x40c>
- return __builtin_clz(value);
- 8006194: 6afb ldr r3, [r7, #44] @ 0x2c
- 8006196: fab3 f383 clz r3, r3
- 800619a: b2db uxtb r3, r3
- 800619c: 3301 adds r3, #1
- 800619e: 069b lsls r3, r3, #26
- 80061a0: f003 42f8 and.w r2, r3, #2080374784 @ 0x7c000000
- 80061a4: 683b ldr r3, [r7, #0]
- 80061a6: 681b ldr r3, [r3, #0]
- 80061a8: f3c3 0313 ubfx r3, r3, #0, #20
- 80061ac: 2b00 cmp r3, #0
- 80061ae: d109 bne.n 80061c4 <HAL_ADC_ConfigChannel+0x434>
- 80061b0: 683b ldr r3, [r7, #0]
- 80061b2: 681b ldr r3, [r3, #0]
- 80061b4: 0e9b lsrs r3, r3, #26
- 80061b6: 3301 adds r3, #1
- 80061b8: f003 031f and.w r3, r3, #31
- 80061bc: 2101 movs r1, #1
- 80061be: fa01 f303 lsl.w r3, r1, r3
- 80061c2: e017 b.n 80061f4 <HAL_ADC_ConfigChannel+0x464>
- 80061c4: 683b ldr r3, [r7, #0]
- 80061c6: 681b ldr r3, [r3, #0]
- 80061c8: 61fb str r3, [r7, #28]
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 80061ca: 69fb ldr r3, [r7, #28]
- 80061cc: fa93 f3a3 rbit r3, r3
- 80061d0: 61bb str r3, [r7, #24]
- return result;
- 80061d2: 69bb ldr r3, [r7, #24]
- 80061d4: 623b str r3, [r7, #32]
- if (value == 0U)
- 80061d6: 6a3b ldr r3, [r7, #32]
- 80061d8: 2b00 cmp r3, #0
- 80061da: d101 bne.n 80061e0 <HAL_ADC_ConfigChannel+0x450>
- return 32U;
- 80061dc: 2320 movs r3, #32
- 80061de: e003 b.n 80061e8 <HAL_ADC_ConfigChannel+0x458>
- return __builtin_clz(value);
- 80061e0: 6a3b ldr r3, [r7, #32]
- 80061e2: fab3 f383 clz r3, r3
- 80061e6: b2db uxtb r3, r3
- 80061e8: 3301 adds r3, #1
- 80061ea: f003 031f and.w r3, r3, #31
- 80061ee: 2101 movs r1, #1
- 80061f0: fa01 f303 lsl.w r3, r1, r3
- 80061f4: ea42 0103 orr.w r1, r2, r3
- 80061f8: 683b ldr r3, [r7, #0]
- 80061fa: 681b ldr r3, [r3, #0]
- 80061fc: f3c3 0313 ubfx r3, r3, #0, #20
- 8006200: 2b00 cmp r3, #0
- 8006202: d10d bne.n 8006220 <HAL_ADC_ConfigChannel+0x490>
- 8006204: 683b ldr r3, [r7, #0]
- 8006206: 681b ldr r3, [r3, #0]
- 8006208: 0e9b lsrs r3, r3, #26
- 800620a: 3301 adds r3, #1
- 800620c: f003 021f and.w r2, r3, #31
- 8006210: 4613 mov r3, r2
- 8006212: 005b lsls r3, r3, #1
- 8006214: 4413 add r3, r2
- 8006216: 3b1e subs r3, #30
- 8006218: 051b lsls r3, r3, #20
- 800621a: f043 7300 orr.w r3, r3, #33554432 @ 0x2000000
- 800621e: e01b b.n 8006258 <HAL_ADC_ConfigChannel+0x4c8>
- 8006220: 683b ldr r3, [r7, #0]
- 8006222: 681b ldr r3, [r3, #0]
- 8006224: 613b str r3, [r7, #16]
- __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
- 8006226: 693b ldr r3, [r7, #16]
- 8006228: fa93 f3a3 rbit r3, r3
- 800622c: 60fb str r3, [r7, #12]
- return result;
- 800622e: 68fb ldr r3, [r7, #12]
- 8006230: 617b str r3, [r7, #20]
- if (value == 0U)
- 8006232: 697b ldr r3, [r7, #20]
- 8006234: 2b00 cmp r3, #0
- 8006236: d101 bne.n 800623c <HAL_ADC_ConfigChannel+0x4ac>
- return 32U;
- 8006238: 2320 movs r3, #32
- 800623a: e003 b.n 8006244 <HAL_ADC_ConfigChannel+0x4b4>
- return __builtin_clz(value);
- 800623c: 697b ldr r3, [r7, #20]
- 800623e: fab3 f383 clz r3, r3
- 8006242: b2db uxtb r3, r3
- 8006244: 3301 adds r3, #1
- 8006246: f003 021f and.w r2, r3, #31
- 800624a: 4613 mov r3, r2
- 800624c: 005b lsls r3, r3, #1
- 800624e: 4413 add r3, r2
- 8006250: 3b1e subs r3, #30
- 8006252: 051b lsls r3, r3, #20
- 8006254: f043 7300 orr.w r3, r3, #33554432 @ 0x2000000
- LL_ADC_SetChannelSamplingTime(hadc->Instance,
- 8006258: 430b orrs r3, r1
- 800625a: 683a ldr r2, [r7, #0]
- 800625c: 6892 ldr r2, [r2, #8]
- 800625e: 4619 mov r1, r3
- 8006260: f7ff f9e8 bl 8005634 <LL_ADC_SetChannelSamplingTime>
- /* If internal channel selected, enable dedicated internal buffers and */
- /* paths. */
- /* Note: these internal measurement paths can be disabled using */
- /* HAL_ADC_DeInit(). */
- if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
- 8006264: 683b ldr r3, [r7, #0]
- 8006266: 681b ldr r3, [r3, #0]
- 8006268: 2b00 cmp r3, #0
- 800626a: f280 80cf bge.w 800640c <HAL_ADC_ConfigChannel+0x67c>
- {
- /* Configuration of common ADC parameters */
- tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
- 800626e: 687b ldr r3, [r7, #4]
- 8006270: 681b ldr r3, [r3, #0]
- 8006272: 4a06 ldr r2, [pc, #24] @ (800628c <HAL_ADC_ConfigChannel+0x4fc>)
- 8006274: 4293 cmp r3, r2
- 8006276: d004 beq.n 8006282 <HAL_ADC_ConfigChannel+0x4f2>
- 8006278: 687b ldr r3, [r7, #4]
- 800627a: 681b ldr r3, [r3, #0]
- 800627c: 4a04 ldr r2, [pc, #16] @ (8006290 <HAL_ADC_ConfigChannel+0x500>)
- 800627e: 4293 cmp r3, r2
- 8006280: d10a bne.n 8006298 <HAL_ADC_ConfigChannel+0x508>
- 8006282: 4b04 ldr r3, [pc, #16] @ (8006294 <HAL_ADC_ConfigChannel+0x504>)
- 8006284: e009 b.n 800629a <HAL_ADC_ConfigChannel+0x50a>
- 8006286: bf00 nop
- 8006288: 47ff0000 .word 0x47ff0000
- 800628c: 40022000 .word 0x40022000
- 8006290: 40022100 .word 0x40022100
- 8006294: 40022300 .word 0x40022300
- 8006298: 4b61 ldr r3, [pc, #388] @ (8006420 <HAL_ADC_ConfigChannel+0x690>)
- 800629a: 4618 mov r0, r3
- 800629c: f7ff f916 bl 80054cc <LL_ADC_GetCommonPathInternalCh>
- 80062a0: 66f8 str r0, [r7, #108] @ 0x6c
- /* Software is allowed to change common parameters only when all ADCs */
- /* of the common group are disabled. */
- if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
- 80062a2: 687b ldr r3, [r7, #4]
- 80062a4: 681b ldr r3, [r3, #0]
- 80062a6: 4a5f ldr r2, [pc, #380] @ (8006424 <HAL_ADC_ConfigChannel+0x694>)
- 80062a8: 4293 cmp r3, r2
- 80062aa: d004 beq.n 80062b6 <HAL_ADC_ConfigChannel+0x526>
- 80062ac: 687b ldr r3, [r7, #4]
- 80062ae: 681b ldr r3, [r3, #0]
- 80062b0: 4a5d ldr r2, [pc, #372] @ (8006428 <HAL_ADC_ConfigChannel+0x698>)
- 80062b2: 4293 cmp r3, r2
- 80062b4: d10e bne.n 80062d4 <HAL_ADC_ConfigChannel+0x544>
- 80062b6: 485b ldr r0, [pc, #364] @ (8006424 <HAL_ADC_ConfigChannel+0x694>)
- 80062b8: f7ff fa90 bl 80057dc <LL_ADC_IsEnabled>
- 80062bc: 4604 mov r4, r0
- 80062be: 485a ldr r0, [pc, #360] @ (8006428 <HAL_ADC_ConfigChannel+0x698>)
- 80062c0: f7ff fa8c bl 80057dc <LL_ADC_IsEnabled>
- 80062c4: 4603 mov r3, r0
- 80062c6: 4323 orrs r3, r4
- 80062c8: 2b00 cmp r3, #0
- 80062ca: bf0c ite eq
- 80062cc: 2301 moveq r3, #1
- 80062ce: 2300 movne r3, #0
- 80062d0: b2db uxtb r3, r3
- 80062d2: e008 b.n 80062e6 <HAL_ADC_ConfigChannel+0x556>
- 80062d4: 4855 ldr r0, [pc, #340] @ (800642c <HAL_ADC_ConfigChannel+0x69c>)
- 80062d6: f7ff fa81 bl 80057dc <LL_ADC_IsEnabled>
- 80062da: 4603 mov r3, r0
- 80062dc: 2b00 cmp r3, #0
- 80062de: bf0c ite eq
- 80062e0: 2301 moveq r3, #1
- 80062e2: 2300 movne r3, #0
- 80062e4: b2db uxtb r3, r3
- 80062e6: 2b00 cmp r3, #0
- 80062e8: d07d beq.n 80063e6 <HAL_ADC_ConfigChannel+0x656>
- {
- /* If the requested internal measurement path has already been enabled, */
- /* bypass the configuration processing. */
- if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
- 80062ea: 683b ldr r3, [r7, #0]
- 80062ec: 681b ldr r3, [r3, #0]
- 80062ee: 4a50 ldr r2, [pc, #320] @ (8006430 <HAL_ADC_ConfigChannel+0x6a0>)
- 80062f0: 4293 cmp r3, r2
- 80062f2: d130 bne.n 8006356 <HAL_ADC_ConfigChannel+0x5c6>
- 80062f4: 6efb ldr r3, [r7, #108] @ 0x6c
- 80062f6: f403 0300 and.w r3, r3, #8388608 @ 0x800000
- 80062fa: 2b00 cmp r3, #0
- 80062fc: d12b bne.n 8006356 <HAL_ADC_ConfigChannel+0x5c6>
- {
- if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
- 80062fe: 687b ldr r3, [r7, #4]
- 8006300: 681b ldr r3, [r3, #0]
- 8006302: 4a4a ldr r2, [pc, #296] @ (800642c <HAL_ADC_ConfigChannel+0x69c>)
- 8006304: 4293 cmp r3, r2
- 8006306: f040 8081 bne.w 800640c <HAL_ADC_ConfigChannel+0x67c>
- {
- LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
- 800630a: 687b ldr r3, [r7, #4]
- 800630c: 681b ldr r3, [r3, #0]
- 800630e: 4a45 ldr r2, [pc, #276] @ (8006424 <HAL_ADC_ConfigChannel+0x694>)
- 8006310: 4293 cmp r3, r2
- 8006312: d004 beq.n 800631e <HAL_ADC_ConfigChannel+0x58e>
- 8006314: 687b ldr r3, [r7, #4]
- 8006316: 681b ldr r3, [r3, #0]
- 8006318: 4a43 ldr r2, [pc, #268] @ (8006428 <HAL_ADC_ConfigChannel+0x698>)
- 800631a: 4293 cmp r3, r2
- 800631c: d101 bne.n 8006322 <HAL_ADC_ConfigChannel+0x592>
- 800631e: 4a45 ldr r2, [pc, #276] @ (8006434 <HAL_ADC_ConfigChannel+0x6a4>)
- 8006320: e000 b.n 8006324 <HAL_ADC_ConfigChannel+0x594>
- 8006322: 4a3f ldr r2, [pc, #252] @ (8006420 <HAL_ADC_ConfigChannel+0x690>)
- 8006324: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006326: f443 0300 orr.w r3, r3, #8388608 @ 0x800000
- 800632a: 4619 mov r1, r3
- 800632c: 4610 mov r0, r2
- 800632e: f7ff f8ba bl 80054a6 <LL_ADC_SetCommonPathInternalCh>
- /* Delay for temperature sensor stabilization time */
- /* Wait loop initialization and execution */
- /* Note: Variable divided by 2 to compensate partially */
- /* CPU processing cycles, scaling in us split to not */
- /* exceed 32 bits register capacity and handle low frequency. */
- wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
- 8006332: 4b41 ldr r3, [pc, #260] @ (8006438 <HAL_ADC_ConfigChannel+0x6a8>)
- 8006334: 681b ldr r3, [r3, #0]
- 8006336: 099b lsrs r3, r3, #6
- 8006338: 4a40 ldr r2, [pc, #256] @ (800643c <HAL_ADC_ConfigChannel+0x6ac>)
- 800633a: fba2 2303 umull r2, r3, r2, r3
- 800633e: 099b lsrs r3, r3, #6
- 8006340: 3301 adds r3, #1
- 8006342: 005b lsls r3, r3, #1
- 8006344: 60bb str r3, [r7, #8]
- while (wait_loop_index != 0UL)
- 8006346: e002 b.n 800634e <HAL_ADC_ConfigChannel+0x5be>
- {
- wait_loop_index--;
- 8006348: 68bb ldr r3, [r7, #8]
- 800634a: 3b01 subs r3, #1
- 800634c: 60bb str r3, [r7, #8]
- while (wait_loop_index != 0UL)
- 800634e: 68bb ldr r3, [r7, #8]
- 8006350: 2b00 cmp r3, #0
- 8006352: d1f9 bne.n 8006348 <HAL_ADC_ConfigChannel+0x5b8>
- if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
- 8006354: e05a b.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- }
- }
- }
- else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
- 8006356: 683b ldr r3, [r7, #0]
- 8006358: 681b ldr r3, [r3, #0]
- 800635a: 4a39 ldr r2, [pc, #228] @ (8006440 <HAL_ADC_ConfigChannel+0x6b0>)
- 800635c: 4293 cmp r3, r2
- 800635e: d11e bne.n 800639e <HAL_ADC_ConfigChannel+0x60e>
- 8006360: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006362: f003 7380 and.w r3, r3, #16777216 @ 0x1000000
- 8006366: 2b00 cmp r3, #0
- 8006368: d119 bne.n 800639e <HAL_ADC_ConfigChannel+0x60e>
- {
- if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
- 800636a: 687b ldr r3, [r7, #4]
- 800636c: 681b ldr r3, [r3, #0]
- 800636e: 4a2f ldr r2, [pc, #188] @ (800642c <HAL_ADC_ConfigChannel+0x69c>)
- 8006370: 4293 cmp r3, r2
- 8006372: d14b bne.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- {
- LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
- 8006374: 687b ldr r3, [r7, #4]
- 8006376: 681b ldr r3, [r3, #0]
- 8006378: 4a2a ldr r2, [pc, #168] @ (8006424 <HAL_ADC_ConfigChannel+0x694>)
- 800637a: 4293 cmp r3, r2
- 800637c: d004 beq.n 8006388 <HAL_ADC_ConfigChannel+0x5f8>
- 800637e: 687b ldr r3, [r7, #4]
- 8006380: 681b ldr r3, [r3, #0]
- 8006382: 4a29 ldr r2, [pc, #164] @ (8006428 <HAL_ADC_ConfigChannel+0x698>)
- 8006384: 4293 cmp r3, r2
- 8006386: d101 bne.n 800638c <HAL_ADC_ConfigChannel+0x5fc>
- 8006388: 4a2a ldr r2, [pc, #168] @ (8006434 <HAL_ADC_ConfigChannel+0x6a4>)
- 800638a: e000 b.n 800638e <HAL_ADC_ConfigChannel+0x5fe>
- 800638c: 4a24 ldr r2, [pc, #144] @ (8006420 <HAL_ADC_ConfigChannel+0x690>)
- 800638e: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006390: f043 7380 orr.w r3, r3, #16777216 @ 0x1000000
- 8006394: 4619 mov r1, r3
- 8006396: 4610 mov r0, r2
- 8006398: f7ff f885 bl 80054a6 <LL_ADC_SetCommonPathInternalCh>
- if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
- 800639c: e036 b.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- }
- }
- else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
- 800639e: 683b ldr r3, [r7, #0]
- 80063a0: 681b ldr r3, [r3, #0]
- 80063a2: 4a28 ldr r2, [pc, #160] @ (8006444 <HAL_ADC_ConfigChannel+0x6b4>)
- 80063a4: 4293 cmp r3, r2
- 80063a6: d131 bne.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- 80063a8: 6efb ldr r3, [r7, #108] @ 0x6c
- 80063aa: f403 0380 and.w r3, r3, #4194304 @ 0x400000
- 80063ae: 2b00 cmp r3, #0
- 80063b0: d12c bne.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- {
- if (ADC_VREFINT_INSTANCE(hadc))
- 80063b2: 687b ldr r3, [r7, #4]
- 80063b4: 681b ldr r3, [r3, #0]
- 80063b6: 4a1d ldr r2, [pc, #116] @ (800642c <HAL_ADC_ConfigChannel+0x69c>)
- 80063b8: 4293 cmp r3, r2
- 80063ba: d127 bne.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- {
- LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
- 80063bc: 687b ldr r3, [r7, #4]
- 80063be: 681b ldr r3, [r3, #0]
- 80063c0: 4a18 ldr r2, [pc, #96] @ (8006424 <HAL_ADC_ConfigChannel+0x694>)
- 80063c2: 4293 cmp r3, r2
- 80063c4: d004 beq.n 80063d0 <HAL_ADC_ConfigChannel+0x640>
- 80063c6: 687b ldr r3, [r7, #4]
- 80063c8: 681b ldr r3, [r3, #0]
- 80063ca: 4a17 ldr r2, [pc, #92] @ (8006428 <HAL_ADC_ConfigChannel+0x698>)
- 80063cc: 4293 cmp r3, r2
- 80063ce: d101 bne.n 80063d4 <HAL_ADC_ConfigChannel+0x644>
- 80063d0: 4a18 ldr r2, [pc, #96] @ (8006434 <HAL_ADC_ConfigChannel+0x6a4>)
- 80063d2: e000 b.n 80063d6 <HAL_ADC_ConfigChannel+0x646>
- 80063d4: 4a12 ldr r2, [pc, #72] @ (8006420 <HAL_ADC_ConfigChannel+0x690>)
- 80063d6: 6efb ldr r3, [r7, #108] @ 0x6c
- 80063d8: f443 0380 orr.w r3, r3, #4194304 @ 0x400000
- 80063dc: 4619 mov r1, r3
- 80063de: 4610 mov r0, r2
- 80063e0: f7ff f861 bl 80054a6 <LL_ADC_SetCommonPathInternalCh>
- 80063e4: e012 b.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- /* enabled and other ADC of the common group are enabled, internal */
- /* measurement paths cannot be enabled. */
- else
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
- 80063e6: 687b ldr r3, [r7, #4]
- 80063e8: 6d5b ldr r3, [r3, #84] @ 0x54
- 80063ea: f043 0220 orr.w r2, r3, #32
- 80063ee: 687b ldr r3, [r7, #4]
- 80063f0: 655a str r2, [r3, #84] @ 0x54
- tmp_hal_status = HAL_ERROR;
- 80063f2: 2301 movs r3, #1
- 80063f4: f887 307f strb.w r3, [r7, #127] @ 0x7f
- 80063f8: e008 b.n 800640c <HAL_ADC_ConfigChannel+0x67c>
- /* channel could be done on neither of the channel configuration structure */
- /* parameters. */
- else
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
- 80063fa: 687b ldr r3, [r7, #4]
- 80063fc: 6d5b ldr r3, [r3, #84] @ 0x54
- 80063fe: f043 0220 orr.w r2, r3, #32
- 8006402: 687b ldr r3, [r7, #4]
- 8006404: 655a str r2, [r3, #84] @ 0x54
- tmp_hal_status = HAL_ERROR;
- 8006406: 2301 movs r3, #1
- 8006408: f887 307f strb.w r3, [r7, #127] @ 0x7f
- }
- /* Process unlocked */
- __HAL_UNLOCK(hadc);
- 800640c: 687b ldr r3, [r7, #4]
- 800640e: 2200 movs r2, #0
- 8006410: f883 2050 strb.w r2, [r3, #80] @ 0x50
- /* Return function status */
- return tmp_hal_status;
- 8006414: f897 307f ldrb.w r3, [r7, #127] @ 0x7f
- }
- 8006418: 4618 mov r0, r3
- 800641a: 3784 adds r7, #132 @ 0x84
- 800641c: 46bd mov sp, r7
- 800641e: bd90 pop {r4, r7, pc}
- 8006420: 58026300 .word 0x58026300
- 8006424: 40022000 .word 0x40022000
- 8006428: 40022100 .word 0x40022100
- 800642c: 58026000 .word 0x58026000
- 8006430: cb840000 .word 0xcb840000
- 8006434: 40022300 .word 0x40022300
- 8006438: 24000034 .word 0x24000034
- 800643c: 053e2d63 .word 0x053e2d63
- 8006440: c7520000 .word 0xc7520000
- 8006444: cfb80000 .word 0xcfb80000
- 08006448 <ADC_Enable>:
- * and voltage regulator must be enabled (done into HAL_ADC_Init()).
- * @param hadc ADC handle
- * @retval HAL status.
- */
- HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
- {
- 8006448: b580 push {r7, lr}
- 800644a: b084 sub sp, #16
- 800644c: af00 add r7, sp, #0
- 800644e: 6078 str r0, [r7, #4]
- /* ADC enable and wait for ADC ready (in case of ADC is disabled or */
- /* enabling phase not yet completed: flag ADC ready not yet set). */
- /* Timeout implemented to not be stuck if ADC cannot be enabled (possible */
- /* causes: ADC clock not running, ...). */
- if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
- 8006450: 687b ldr r3, [r7, #4]
- 8006452: 681b ldr r3, [r3, #0]
- 8006454: 4618 mov r0, r3
- 8006456: f7ff f9c1 bl 80057dc <LL_ADC_IsEnabled>
- 800645a: 4603 mov r3, r0
- 800645c: 2b00 cmp r3, #0
- 800645e: d16e bne.n 800653e <ADC_Enable+0xf6>
- {
- /* Check if conditions to enable the ADC are fulfilled */
- if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
- 8006460: 687b ldr r3, [r7, #4]
- 8006462: 681b ldr r3, [r3, #0]
- 8006464: 689a ldr r2, [r3, #8]
- 8006466: 4b38 ldr r3, [pc, #224] @ (8006548 <ADC_Enable+0x100>)
- 8006468: 4013 ands r3, r2
- 800646a: 2b00 cmp r3, #0
- 800646c: d00d beq.n 800648a <ADC_Enable+0x42>
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
- 800646e: 687b ldr r3, [r7, #4]
- 8006470: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006472: f043 0210 orr.w r2, r3, #16
- 8006476: 687b ldr r3, [r7, #4]
- 8006478: 655a str r2, [r3, #84] @ 0x54
- /* Set ADC error code to ADC peripheral internal error */
- SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
- 800647a: 687b ldr r3, [r7, #4]
- 800647c: 6d9b ldr r3, [r3, #88] @ 0x58
- 800647e: f043 0201 orr.w r2, r3, #1
- 8006482: 687b ldr r3, [r7, #4]
- 8006484: 659a str r2, [r3, #88] @ 0x58
- return HAL_ERROR;
- 8006486: 2301 movs r3, #1
- 8006488: e05a b.n 8006540 <ADC_Enable+0xf8>
- }
- /* Enable the ADC peripheral */
- LL_ADC_Enable(hadc->Instance);
- 800648a: 687b ldr r3, [r7, #4]
- 800648c: 681b ldr r3, [r3, #0]
- 800648e: 4618 mov r0, r3
- 8006490: f7ff f97c bl 800578c <LL_ADC_Enable>
- /* Wait for ADC effectively enabled */
- tickstart = HAL_GetTick();
- 8006494: f7fe ffa2 bl 80053dc <HAL_GetTick>
- 8006498: 60f8 str r0, [r7, #12]
- /* Poll for ADC ready flag raised except case of multimode enabled
- and ADC slave selected. */
- uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
- 800649a: 687b ldr r3, [r7, #4]
- 800649c: 681b ldr r3, [r3, #0]
- 800649e: 4a2b ldr r2, [pc, #172] @ (800654c <ADC_Enable+0x104>)
- 80064a0: 4293 cmp r3, r2
- 80064a2: d004 beq.n 80064ae <ADC_Enable+0x66>
- 80064a4: 687b ldr r3, [r7, #4]
- 80064a6: 681b ldr r3, [r3, #0]
- 80064a8: 4a29 ldr r2, [pc, #164] @ (8006550 <ADC_Enable+0x108>)
- 80064aa: 4293 cmp r3, r2
- 80064ac: d101 bne.n 80064b2 <ADC_Enable+0x6a>
- 80064ae: 4b29 ldr r3, [pc, #164] @ (8006554 <ADC_Enable+0x10c>)
- 80064b0: e000 b.n 80064b4 <ADC_Enable+0x6c>
- 80064b2: 4b29 ldr r3, [pc, #164] @ (8006558 <ADC_Enable+0x110>)
- 80064b4: 4618 mov r0, r3
- 80064b6: f7ff f90d bl 80056d4 <LL_ADC_GetMultimode>
- 80064ba: 60b8 str r0, [r7, #8]
- if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
- 80064bc: 687b ldr r3, [r7, #4]
- 80064be: 681b ldr r3, [r3, #0]
- 80064c0: 4a23 ldr r2, [pc, #140] @ (8006550 <ADC_Enable+0x108>)
- 80064c2: 4293 cmp r3, r2
- 80064c4: d002 beq.n 80064cc <ADC_Enable+0x84>
- 80064c6: 687b ldr r3, [r7, #4]
- 80064c8: 681b ldr r3, [r3, #0]
- 80064ca: e000 b.n 80064ce <ADC_Enable+0x86>
- 80064cc: 4b1f ldr r3, [pc, #124] @ (800654c <ADC_Enable+0x104>)
- 80064ce: 687a ldr r2, [r7, #4]
- 80064d0: 6812 ldr r2, [r2, #0]
- 80064d2: 4293 cmp r3, r2
- 80064d4: d02c beq.n 8006530 <ADC_Enable+0xe8>
- || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
- 80064d6: 68bb ldr r3, [r7, #8]
- 80064d8: 2b00 cmp r3, #0
- 80064da: d130 bne.n 800653e <ADC_Enable+0xf6>
- )
- {
- while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
- 80064dc: e028 b.n 8006530 <ADC_Enable+0xe8>
- The workaround is to continue setting ADEN until ADRDY is becomes 1.
- Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
- 4 ADC clock cycle duration */
- /* Note: Test of ADC enabled required due to hardware constraint to */
- /* not enable ADC if already enabled. */
- if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
- 80064de: 687b ldr r3, [r7, #4]
- 80064e0: 681b ldr r3, [r3, #0]
- 80064e2: 4618 mov r0, r3
- 80064e4: f7ff f97a bl 80057dc <LL_ADC_IsEnabled>
- 80064e8: 4603 mov r3, r0
- 80064ea: 2b00 cmp r3, #0
- 80064ec: d104 bne.n 80064f8 <ADC_Enable+0xb0>
- {
- LL_ADC_Enable(hadc->Instance);
- 80064ee: 687b ldr r3, [r7, #4]
- 80064f0: 681b ldr r3, [r3, #0]
- 80064f2: 4618 mov r0, r3
- 80064f4: f7ff f94a bl 800578c <LL_ADC_Enable>
- }
- if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
- 80064f8: f7fe ff70 bl 80053dc <HAL_GetTick>
- 80064fc: 4602 mov r2, r0
- 80064fe: 68fb ldr r3, [r7, #12]
- 8006500: 1ad3 subs r3, r2, r3
- 8006502: 2b02 cmp r3, #2
- 8006504: d914 bls.n 8006530 <ADC_Enable+0xe8>
- {
- /* New check to avoid false timeout detection in case of preemption */
- if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
- 8006506: 687b ldr r3, [r7, #4]
- 8006508: 681b ldr r3, [r3, #0]
- 800650a: 681b ldr r3, [r3, #0]
- 800650c: f003 0301 and.w r3, r3, #1
- 8006510: 2b01 cmp r3, #1
- 8006512: d00d beq.n 8006530 <ADC_Enable+0xe8>
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
- 8006514: 687b ldr r3, [r7, #4]
- 8006516: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006518: f043 0210 orr.w r2, r3, #16
- 800651c: 687b ldr r3, [r7, #4]
- 800651e: 655a str r2, [r3, #84] @ 0x54
- /* Set ADC error code to ADC peripheral internal error */
- SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
- 8006520: 687b ldr r3, [r7, #4]
- 8006522: 6d9b ldr r3, [r3, #88] @ 0x58
- 8006524: f043 0201 orr.w r2, r3, #1
- 8006528: 687b ldr r3, [r7, #4]
- 800652a: 659a str r2, [r3, #88] @ 0x58
- return HAL_ERROR;
- 800652c: 2301 movs r3, #1
- 800652e: e007 b.n 8006540 <ADC_Enable+0xf8>
- while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
- 8006530: 687b ldr r3, [r7, #4]
- 8006532: 681b ldr r3, [r3, #0]
- 8006534: 681b ldr r3, [r3, #0]
- 8006536: f003 0301 and.w r3, r3, #1
- 800653a: 2b01 cmp r3, #1
- 800653c: d1cf bne.n 80064de <ADC_Enable+0x96>
- }
- }
- }
- /* Return HAL status */
- return HAL_OK;
- 800653e: 2300 movs r3, #0
- }
- 8006540: 4618 mov r0, r3
- 8006542: 3710 adds r7, #16
- 8006544: 46bd mov sp, r7
- 8006546: bd80 pop {r7, pc}
- 8006548: 8000003f .word 0x8000003f
- 800654c: 40022000 .word 0x40022000
- 8006550: 40022100 .word 0x40022100
- 8006554: 40022300 .word 0x40022300
- 8006558: 58026300 .word 0x58026300
- 0800655c <ADC_Disable>:
- * stopped.
- * @param hadc ADC handle
- * @retval HAL status.
- */
- HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
- {
- 800655c: b580 push {r7, lr}
- 800655e: b084 sub sp, #16
- 8006560: af00 add r7, sp, #0
- 8006562: 6078 str r0, [r7, #4]
- uint32_t tickstart;
- const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
- 8006564: 687b ldr r3, [r7, #4]
- 8006566: 681b ldr r3, [r3, #0]
- 8006568: 4618 mov r0, r3
- 800656a: f7ff f94a bl 8005802 <LL_ADC_IsDisableOngoing>
- 800656e: 60f8 str r0, [r7, #12]
- /* Verification if ADC is not already disabled: */
- /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already */
- /* disabled. */
- if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
- 8006570: 687b ldr r3, [r7, #4]
- 8006572: 681b ldr r3, [r3, #0]
- 8006574: 4618 mov r0, r3
- 8006576: f7ff f931 bl 80057dc <LL_ADC_IsEnabled>
- 800657a: 4603 mov r3, r0
- 800657c: 2b00 cmp r3, #0
- 800657e: d047 beq.n 8006610 <ADC_Disable+0xb4>
- && (tmp_adc_is_disable_on_going == 0UL)
- 8006580: 68fb ldr r3, [r7, #12]
- 8006582: 2b00 cmp r3, #0
- 8006584: d144 bne.n 8006610 <ADC_Disable+0xb4>
- )
- {
- /* Check if conditions to disable the ADC are fulfilled */
- if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
- 8006586: 687b ldr r3, [r7, #4]
- 8006588: 681b ldr r3, [r3, #0]
- 800658a: 689b ldr r3, [r3, #8]
- 800658c: f003 030d and.w r3, r3, #13
- 8006590: 2b01 cmp r3, #1
- 8006592: d10c bne.n 80065ae <ADC_Disable+0x52>
- {
- /* Disable the ADC peripheral */
- LL_ADC_Disable(hadc->Instance);
- 8006594: 687b ldr r3, [r7, #4]
- 8006596: 681b ldr r3, [r3, #0]
- 8006598: 4618 mov r0, r3
- 800659a: f7ff f90b bl 80057b4 <LL_ADC_Disable>
- __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
- 800659e: 687b ldr r3, [r7, #4]
- 80065a0: 681b ldr r3, [r3, #0]
- 80065a2: 2203 movs r2, #3
- 80065a4: 601a str r2, [r3, #0]
- return HAL_ERROR;
- }
- /* Wait for ADC effectively disabled */
- /* Get tick count */
- tickstart = HAL_GetTick();
- 80065a6: f7fe ff19 bl 80053dc <HAL_GetTick>
- 80065aa: 60b8 str r0, [r7, #8]
- while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
- 80065ac: e029 b.n 8006602 <ADC_Disable+0xa6>
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
- 80065ae: 687b ldr r3, [r7, #4]
- 80065b0: 6d5b ldr r3, [r3, #84] @ 0x54
- 80065b2: f043 0210 orr.w r2, r3, #16
- 80065b6: 687b ldr r3, [r7, #4]
- 80065b8: 655a str r2, [r3, #84] @ 0x54
- SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
- 80065ba: 687b ldr r3, [r7, #4]
- 80065bc: 6d9b ldr r3, [r3, #88] @ 0x58
- 80065be: f043 0201 orr.w r2, r3, #1
- 80065c2: 687b ldr r3, [r7, #4]
- 80065c4: 659a str r2, [r3, #88] @ 0x58
- return HAL_ERROR;
- 80065c6: 2301 movs r3, #1
- 80065c8: e023 b.n 8006612 <ADC_Disable+0xb6>
- {
- if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
- 80065ca: f7fe ff07 bl 80053dc <HAL_GetTick>
- 80065ce: 4602 mov r2, r0
- 80065d0: 68bb ldr r3, [r7, #8]
- 80065d2: 1ad3 subs r3, r2, r3
- 80065d4: 2b02 cmp r3, #2
- 80065d6: d914 bls.n 8006602 <ADC_Disable+0xa6>
- {
- /* New check to avoid false timeout detection in case of preemption */
- if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
- 80065d8: 687b ldr r3, [r7, #4]
- 80065da: 681b ldr r3, [r3, #0]
- 80065dc: 689b ldr r3, [r3, #8]
- 80065de: f003 0301 and.w r3, r3, #1
- 80065e2: 2b00 cmp r3, #0
- 80065e4: d00d beq.n 8006602 <ADC_Disable+0xa6>
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
- 80065e6: 687b ldr r3, [r7, #4]
- 80065e8: 6d5b ldr r3, [r3, #84] @ 0x54
- 80065ea: f043 0210 orr.w r2, r3, #16
- 80065ee: 687b ldr r3, [r7, #4]
- 80065f0: 655a str r2, [r3, #84] @ 0x54
- /* Set ADC error code to ADC peripheral internal error */
- SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
- 80065f2: 687b ldr r3, [r7, #4]
- 80065f4: 6d9b ldr r3, [r3, #88] @ 0x58
- 80065f6: f043 0201 orr.w r2, r3, #1
- 80065fa: 687b ldr r3, [r7, #4]
- 80065fc: 659a str r2, [r3, #88] @ 0x58
- return HAL_ERROR;
- 80065fe: 2301 movs r3, #1
- 8006600: e007 b.n 8006612 <ADC_Disable+0xb6>
- while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
- 8006602: 687b ldr r3, [r7, #4]
- 8006604: 681b ldr r3, [r3, #0]
- 8006606: 689b ldr r3, [r3, #8]
- 8006608: f003 0301 and.w r3, r3, #1
- 800660c: 2b00 cmp r3, #0
- 800660e: d1dc bne.n 80065ca <ADC_Disable+0x6e>
- }
- }
- }
- /* Return HAL status */
- return HAL_OK;
- 8006610: 2300 movs r3, #0
- }
- 8006612: 4618 mov r0, r3
- 8006614: 3710 adds r7, #16
- 8006616: 46bd mov sp, r7
- 8006618: bd80 pop {r7, pc}
- 0800661a <ADC_DMAConvCplt>:
- * @brief DMA transfer complete callback.
- * @param hdma pointer to DMA handle.
- * @retval None
- */
- void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
- {
- 800661a: b580 push {r7, lr}
- 800661c: b084 sub sp, #16
- 800661e: af00 add r7, sp, #0
- 8006620: 6078 str r0, [r7, #4]
- /* Retrieve ADC handle corresponding to current DMA handle */
- ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
- 8006622: 687b ldr r3, [r7, #4]
- 8006624: 6b9b ldr r3, [r3, #56] @ 0x38
- 8006626: 60fb str r3, [r7, #12]
- /* Update state machine on conversion status if not in error state */
- if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
- 8006628: 68fb ldr r3, [r7, #12]
- 800662a: 6d5b ldr r3, [r3, #84] @ 0x54
- 800662c: f003 0350 and.w r3, r3, #80 @ 0x50
- 8006630: 2b00 cmp r3, #0
- 8006632: d14b bne.n 80066cc <ADC_DMAConvCplt+0xb2>
- {
- /* Set ADC state */
- SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
- 8006634: 68fb ldr r3, [r7, #12]
- 8006636: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006638: f443 7200 orr.w r2, r3, #512 @ 0x200
- 800663c: 68fb ldr r3, [r7, #12]
- 800663e: 655a str r2, [r3, #84] @ 0x54
- /* Determine whether any further conversion upcoming on group regular */
- /* by external trigger, continuous mode or scan sequence on going */
- /* to disable interruption. */
- /* Is it the end of the regular sequence ? */
- if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
- 8006640: 68fb ldr r3, [r7, #12]
- 8006642: 681b ldr r3, [r3, #0]
- 8006644: 681b ldr r3, [r3, #0]
- 8006646: f003 0308 and.w r3, r3, #8
- 800664a: 2b00 cmp r3, #0
- 800664c: d021 beq.n 8006692 <ADC_DMAConvCplt+0x78>
- {
- /* Are conversions software-triggered ? */
- if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
- 800664e: 68fb ldr r3, [r7, #12]
- 8006650: 681b ldr r3, [r3, #0]
- 8006652: 4618 mov r0, r3
- 8006654: f7fe ff9c bl 8005590 <LL_ADC_REG_IsTriggerSourceSWStart>
- 8006658: 4603 mov r3, r0
- 800665a: 2b00 cmp r3, #0
- 800665c: d032 beq.n 80066c4 <ADC_DMAConvCplt+0xaa>
- {
- /* Is CONT bit set ? */
- if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
- 800665e: 68fb ldr r3, [r7, #12]
- 8006660: 681b ldr r3, [r3, #0]
- 8006662: 68db ldr r3, [r3, #12]
- 8006664: f403 5300 and.w r3, r3, #8192 @ 0x2000
- 8006668: 2b00 cmp r3, #0
- 800666a: d12b bne.n 80066c4 <ADC_DMAConvCplt+0xaa>
- {
- /* CONT bit is not set, no more conversions expected */
- CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
- 800666c: 68fb ldr r3, [r7, #12]
- 800666e: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006670: f423 7280 bic.w r2, r3, #256 @ 0x100
- 8006674: 68fb ldr r3, [r7, #12]
- 8006676: 655a str r2, [r3, #84] @ 0x54
- if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
- 8006678: 68fb ldr r3, [r7, #12]
- 800667a: 6d5b ldr r3, [r3, #84] @ 0x54
- 800667c: f403 5380 and.w r3, r3, #4096 @ 0x1000
- 8006680: 2b00 cmp r3, #0
- 8006682: d11f bne.n 80066c4 <ADC_DMAConvCplt+0xaa>
- {
- SET_BIT(hadc->State, HAL_ADC_STATE_READY);
- 8006684: 68fb ldr r3, [r7, #12]
- 8006686: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006688: f043 0201 orr.w r2, r3, #1
- 800668c: 68fb ldr r3, [r7, #12]
- 800668e: 655a str r2, [r3, #84] @ 0x54
- 8006690: e018 b.n 80066c4 <ADC_DMAConvCplt+0xaa>
- }
- else
- {
- /* DMA End of Transfer interrupt was triggered but conversions sequence
- is not over. If DMACFG is set to 0, conversions are stopped. */
- if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
- 8006692: 68fb ldr r3, [r7, #12]
- 8006694: 681b ldr r3, [r3, #0]
- 8006696: 68db ldr r3, [r3, #12]
- 8006698: f003 0303 and.w r3, r3, #3
- 800669c: 2b00 cmp r3, #0
- 800669e: d111 bne.n 80066c4 <ADC_DMAConvCplt+0xaa>
- {
- /* DMACFG bit is not set, conversions are stopped. */
- CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
- 80066a0: 68fb ldr r3, [r7, #12]
- 80066a2: 6d5b ldr r3, [r3, #84] @ 0x54
- 80066a4: f423 7280 bic.w r2, r3, #256 @ 0x100
- 80066a8: 68fb ldr r3, [r7, #12]
- 80066aa: 655a str r2, [r3, #84] @ 0x54
- if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
- 80066ac: 68fb ldr r3, [r7, #12]
- 80066ae: 6d5b ldr r3, [r3, #84] @ 0x54
- 80066b0: f403 5380 and.w r3, r3, #4096 @ 0x1000
- 80066b4: 2b00 cmp r3, #0
- 80066b6: d105 bne.n 80066c4 <ADC_DMAConvCplt+0xaa>
- {
- SET_BIT(hadc->State, HAL_ADC_STATE_READY);
- 80066b8: 68fb ldr r3, [r7, #12]
- 80066ba: 6d5b ldr r3, [r3, #84] @ 0x54
- 80066bc: f043 0201 orr.w r2, r3, #1
- 80066c0: 68fb ldr r3, [r7, #12]
- 80066c2: 655a str r2, [r3, #84] @ 0x54
- /* Conversion complete callback */
- #if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
- hadc->ConvCpltCallback(hadc);
- #else
- HAL_ADC_ConvCpltCallback(hadc);
- 80066c4: 68f8 ldr r0, [r7, #12]
- 80066c6: f7fb f849 bl 800175c <HAL_ADC_ConvCpltCallback>
- {
- /* Call ADC DMA error callback */
- hadc->DMA_Handle->XferErrorCallback(hdma);
- }
- }
- }
- 80066ca: e00e b.n 80066ea <ADC_DMAConvCplt+0xd0>
- if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
- 80066cc: 68fb ldr r3, [r7, #12]
- 80066ce: 6d5b ldr r3, [r3, #84] @ 0x54
- 80066d0: f003 0310 and.w r3, r3, #16
- 80066d4: 2b00 cmp r3, #0
- 80066d6: d003 beq.n 80066e0 <ADC_DMAConvCplt+0xc6>
- HAL_ADC_ErrorCallback(hadc);
- 80066d8: 68f8 ldr r0, [r7, #12]
- 80066da: f7ff fb4f bl 8005d7c <HAL_ADC_ErrorCallback>
- }
- 80066de: e004 b.n 80066ea <ADC_DMAConvCplt+0xd0>
- hadc->DMA_Handle->XferErrorCallback(hdma);
- 80066e0: 68fb ldr r3, [r7, #12]
- 80066e2: 6cdb ldr r3, [r3, #76] @ 0x4c
- 80066e4: 6cdb ldr r3, [r3, #76] @ 0x4c
- 80066e6: 6878 ldr r0, [r7, #4]
- 80066e8: 4798 blx r3
- }
- 80066ea: bf00 nop
- 80066ec: 3710 adds r7, #16
- 80066ee: 46bd mov sp, r7
- 80066f0: bd80 pop {r7, pc}
- 080066f2 <ADC_DMAHalfConvCplt>:
- * @brief DMA half transfer complete callback.
- * @param hdma pointer to DMA handle.
- * @retval None
- */
- void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
- {
- 80066f2: b580 push {r7, lr}
- 80066f4: b084 sub sp, #16
- 80066f6: af00 add r7, sp, #0
- 80066f8: 6078 str r0, [r7, #4]
- /* Retrieve ADC handle corresponding to current DMA handle */
- ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
- 80066fa: 687b ldr r3, [r7, #4]
- 80066fc: 6b9b ldr r3, [r3, #56] @ 0x38
- 80066fe: 60fb str r3, [r7, #12]
- /* Half conversion callback */
- #if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
- hadc->ConvHalfCpltCallback(hadc);
- #else
- HAL_ADC_ConvHalfCpltCallback(hadc);
- 8006700: 68f8 ldr r0, [r7, #12]
- 8006702: f7ff fb31 bl 8005d68 <HAL_ADC_ConvHalfCpltCallback>
- #endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
- }
- 8006706: bf00 nop
- 8006708: 3710 adds r7, #16
- 800670a: 46bd mov sp, r7
- 800670c: bd80 pop {r7, pc}
- 0800670e <ADC_DMAError>:
- * @brief DMA error callback.
- * @param hdma pointer to DMA handle.
- * @retval None
- */
- void ADC_DMAError(DMA_HandleTypeDef *hdma)
- {
- 800670e: b580 push {r7, lr}
- 8006710: b084 sub sp, #16
- 8006712: af00 add r7, sp, #0
- 8006714: 6078 str r0, [r7, #4]
- /* Retrieve ADC handle corresponding to current DMA handle */
- ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
- 8006716: 687b ldr r3, [r7, #4]
- 8006718: 6b9b ldr r3, [r3, #56] @ 0x38
- 800671a: 60fb str r3, [r7, #12]
- /* Set ADC state */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
- 800671c: 68fb ldr r3, [r7, #12]
- 800671e: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006720: f043 0240 orr.w r2, r3, #64 @ 0x40
- 8006724: 68fb ldr r3, [r7, #12]
- 8006726: 655a str r2, [r3, #84] @ 0x54
- /* Set ADC error code to DMA error */
- SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
- 8006728: 68fb ldr r3, [r7, #12]
- 800672a: 6d9b ldr r3, [r3, #88] @ 0x58
- 800672c: f043 0204 orr.w r2, r3, #4
- 8006730: 68fb ldr r3, [r7, #12]
- 8006732: 659a str r2, [r3, #88] @ 0x58
- /* Error callback */
- #if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
- hadc->ErrorCallback(hadc);
- #else
- HAL_ADC_ErrorCallback(hadc);
- 8006734: 68f8 ldr r0, [r7, #12]
- 8006736: f7ff fb21 bl 8005d7c <HAL_ADC_ErrorCallback>
- #endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
- }
- 800673a: bf00 nop
- 800673c: 3710 adds r7, #16
- 800673e: 46bd mov sp, r7
- 8006740: bd80 pop {r7, pc}
- ...
- 08006744 <ADC_ConfigureBoostMode>:
- * stopped.
- * @param hadc ADC handle
- * @retval None.
- */
- void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
- {
- 8006744: b580 push {r7, lr}
- 8006746: b084 sub sp, #16
- 8006748: af00 add r7, sp, #0
- 800674a: 6078 str r0, [r7, #4]
- uint32_t freq;
- if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
- 800674c: 687b ldr r3, [r7, #4]
- 800674e: 681b ldr r3, [r3, #0]
- 8006750: 4a7a ldr r2, [pc, #488] @ (800693c <ADC_ConfigureBoostMode+0x1f8>)
- 8006752: 4293 cmp r3, r2
- 8006754: d004 beq.n 8006760 <ADC_ConfigureBoostMode+0x1c>
- 8006756: 687b ldr r3, [r7, #4]
- 8006758: 681b ldr r3, [r3, #0]
- 800675a: 4a79 ldr r2, [pc, #484] @ (8006940 <ADC_ConfigureBoostMode+0x1fc>)
- 800675c: 4293 cmp r3, r2
- 800675e: d109 bne.n 8006774 <ADC_ConfigureBoostMode+0x30>
- 8006760: 4b78 ldr r3, [pc, #480] @ (8006944 <ADC_ConfigureBoostMode+0x200>)
- 8006762: 689b ldr r3, [r3, #8]
- 8006764: f403 3340 and.w r3, r3, #196608 @ 0x30000
- 8006768: 2b00 cmp r3, #0
- 800676a: bf14 ite ne
- 800676c: 2301 movne r3, #1
- 800676e: 2300 moveq r3, #0
- 8006770: b2db uxtb r3, r3
- 8006772: e008 b.n 8006786 <ADC_ConfigureBoostMode+0x42>
- 8006774: 4b74 ldr r3, [pc, #464] @ (8006948 <ADC_ConfigureBoostMode+0x204>)
- 8006776: 689b ldr r3, [r3, #8]
- 8006778: f403 3340 and.w r3, r3, #196608 @ 0x30000
- 800677c: 2b00 cmp r3, #0
- 800677e: bf14 ite ne
- 8006780: 2301 movne r3, #1
- 8006782: 2300 moveq r3, #0
- 8006784: b2db uxtb r3, r3
- 8006786: 2b00 cmp r3, #0
- 8006788: d01c beq.n 80067c4 <ADC_ConfigureBoostMode+0x80>
- {
- freq = HAL_RCC_GetHCLKFreq();
- 800678a: f005 fae9 bl 800bd60 <HAL_RCC_GetHCLKFreq>
- 800678e: 60f8 str r0, [r7, #12]
- switch (hadc->Init.ClockPrescaler)
- 8006790: 687b ldr r3, [r7, #4]
- 8006792: 685b ldr r3, [r3, #4]
- 8006794: f5b3 3f40 cmp.w r3, #196608 @ 0x30000
- 8006798: d010 beq.n 80067bc <ADC_ConfigureBoostMode+0x78>
- 800679a: f5b3 3f40 cmp.w r3, #196608 @ 0x30000
- 800679e: d873 bhi.n 8006888 <ADC_ConfigureBoostMode+0x144>
- 80067a0: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 80067a4: d002 beq.n 80067ac <ADC_ConfigureBoostMode+0x68>
- 80067a6: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 80067aa: d16d bne.n 8006888 <ADC_ConfigureBoostMode+0x144>
- {
- case ADC_CLOCK_SYNC_PCLK_DIV1:
- case ADC_CLOCK_SYNC_PCLK_DIV2:
- freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
- 80067ac: 687b ldr r3, [r7, #4]
- 80067ae: 685b ldr r3, [r3, #4]
- 80067b0: 0c1b lsrs r3, r3, #16
- 80067b2: 68fa ldr r2, [r7, #12]
- 80067b4: fbb2 f3f3 udiv r3, r2, r3
- 80067b8: 60fb str r3, [r7, #12]
- break;
- 80067ba: e068 b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- case ADC_CLOCK_SYNC_PCLK_DIV4:
- freq /= 4UL;
- 80067bc: 68fb ldr r3, [r7, #12]
- 80067be: 089b lsrs r3, r3, #2
- 80067c0: 60fb str r3, [r7, #12]
- break;
- 80067c2: e064 b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- break;
- }
- }
- else
- {
- freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
- 80067c4: f44f 2000 mov.w r0, #524288 @ 0x80000
- 80067c8: f04f 0100 mov.w r1, #0
- 80067cc: f006 fd54 bl 800d278 <HAL_RCCEx_GetPeriphCLKFreq>
- 80067d0: 60f8 str r0, [r7, #12]
- switch (hadc->Init.ClockPrescaler)
- 80067d2: 687b ldr r3, [r7, #4]
- 80067d4: 685b ldr r3, [r3, #4]
- 80067d6: f5b3 1f30 cmp.w r3, #2883584 @ 0x2c0000
- 80067da: d051 beq.n 8006880 <ADC_ConfigureBoostMode+0x13c>
- 80067dc: f5b3 1f30 cmp.w r3, #2883584 @ 0x2c0000
- 80067e0: d854 bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 80067e2: f5b3 1f20 cmp.w r3, #2621440 @ 0x280000
- 80067e6: d047 beq.n 8006878 <ADC_ConfigureBoostMode+0x134>
- 80067e8: f5b3 1f20 cmp.w r3, #2621440 @ 0x280000
- 80067ec: d84e bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 80067ee: f5b3 1f10 cmp.w r3, #2359296 @ 0x240000
- 80067f2: d03d beq.n 8006870 <ADC_ConfigureBoostMode+0x12c>
- 80067f4: f5b3 1f10 cmp.w r3, #2359296 @ 0x240000
- 80067f8: d848 bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 80067fa: f5b3 1f00 cmp.w r3, #2097152 @ 0x200000
- 80067fe: d033 beq.n 8006868 <ADC_ConfigureBoostMode+0x124>
- 8006800: f5b3 1f00 cmp.w r3, #2097152 @ 0x200000
- 8006804: d842 bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 8006806: f5b3 1fe0 cmp.w r3, #1835008 @ 0x1c0000
- 800680a: d029 beq.n 8006860 <ADC_ConfigureBoostMode+0x11c>
- 800680c: f5b3 1fe0 cmp.w r3, #1835008 @ 0x1c0000
- 8006810: d83c bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 8006812: f5b3 1fc0 cmp.w r3, #1572864 @ 0x180000
- 8006816: d01a beq.n 800684e <ADC_ConfigureBoostMode+0x10a>
- 8006818: f5b3 1fc0 cmp.w r3, #1572864 @ 0x180000
- 800681c: d836 bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 800681e: f5b3 1fa0 cmp.w r3, #1310720 @ 0x140000
- 8006822: d014 beq.n 800684e <ADC_ConfigureBoostMode+0x10a>
- 8006824: f5b3 1fa0 cmp.w r3, #1310720 @ 0x140000
- 8006828: d830 bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 800682a: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 800682e: d00e beq.n 800684e <ADC_ConfigureBoostMode+0x10a>
- 8006830: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 8006834: d82a bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 8006836: f5b3 2f40 cmp.w r3, #786432 @ 0xc0000
- 800683a: d008 beq.n 800684e <ADC_ConfigureBoostMode+0x10a>
- 800683c: f5b3 2f40 cmp.w r3, #786432 @ 0xc0000
- 8006840: d824 bhi.n 800688c <ADC_ConfigureBoostMode+0x148>
- 8006842: f5b3 2f80 cmp.w r3, #262144 @ 0x40000
- 8006846: d002 beq.n 800684e <ADC_ConfigureBoostMode+0x10a>
- 8006848: f5b3 2f00 cmp.w r3, #524288 @ 0x80000
- 800684c: d11e bne.n 800688c <ADC_ConfigureBoostMode+0x148>
- case ADC_CLOCK_ASYNC_DIV4:
- case ADC_CLOCK_ASYNC_DIV6:
- case ADC_CLOCK_ASYNC_DIV8:
- case ADC_CLOCK_ASYNC_DIV10:
- case ADC_CLOCK_ASYNC_DIV12:
- freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
- 800684e: 687b ldr r3, [r7, #4]
- 8006850: 685b ldr r3, [r3, #4]
- 8006852: 0c9b lsrs r3, r3, #18
- 8006854: 005b lsls r3, r3, #1
- 8006856: 68fa ldr r2, [r7, #12]
- 8006858: fbb2 f3f3 udiv r3, r2, r3
- 800685c: 60fb str r3, [r7, #12]
- break;
- 800685e: e016 b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- case ADC_CLOCK_ASYNC_DIV16:
- freq /= 16UL;
- 8006860: 68fb ldr r3, [r7, #12]
- 8006862: 091b lsrs r3, r3, #4
- 8006864: 60fb str r3, [r7, #12]
- break;
- 8006866: e012 b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- case ADC_CLOCK_ASYNC_DIV32:
- freq /= 32UL;
- 8006868: 68fb ldr r3, [r7, #12]
- 800686a: 095b lsrs r3, r3, #5
- 800686c: 60fb str r3, [r7, #12]
- break;
- 800686e: e00e b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- case ADC_CLOCK_ASYNC_DIV64:
- freq /= 64UL;
- 8006870: 68fb ldr r3, [r7, #12]
- 8006872: 099b lsrs r3, r3, #6
- 8006874: 60fb str r3, [r7, #12]
- break;
- 8006876: e00a b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- case ADC_CLOCK_ASYNC_DIV128:
- freq /= 128UL;
- 8006878: 68fb ldr r3, [r7, #12]
- 800687a: 09db lsrs r3, r3, #7
- 800687c: 60fb str r3, [r7, #12]
- break;
- 800687e: e006 b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- case ADC_CLOCK_ASYNC_DIV256:
- freq /= 256UL;
- 8006880: 68fb ldr r3, [r7, #12]
- 8006882: 0a1b lsrs r3, r3, #8
- 8006884: 60fb str r3, [r7, #12]
- break;
- 8006886: e002 b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- break;
- 8006888: bf00 nop
- 800688a: e000 b.n 800688e <ADC_ConfigureBoostMode+0x14a>
- default:
- break;
- 800688c: bf00 nop
- else /* if(freq > 25000000UL) */
- {
- MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
- }
- #else
- if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
- 800688e: f7fe fdb1 bl 80053f4 <HAL_GetREVID>
- 8006892: 4603 mov r3, r0
- 8006894: f241 0203 movw r2, #4099 @ 0x1003
- 8006898: 4293 cmp r3, r2
- 800689a: d815 bhi.n 80068c8 <ADC_ConfigureBoostMode+0x184>
- {
- if (freq > 20000000UL)
- 800689c: 68fb ldr r3, [r7, #12]
- 800689e: 4a2b ldr r2, [pc, #172] @ (800694c <ADC_ConfigureBoostMode+0x208>)
- 80068a0: 4293 cmp r3, r2
- 80068a2: d908 bls.n 80068b6 <ADC_ConfigureBoostMode+0x172>
- {
- SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
- 80068a4: 687b ldr r3, [r7, #4]
- 80068a6: 681b ldr r3, [r3, #0]
- 80068a8: 689a ldr r2, [r3, #8]
- 80068aa: 687b ldr r3, [r7, #4]
- 80068ac: 681b ldr r3, [r3, #0]
- 80068ae: f442 7280 orr.w r2, r2, #256 @ 0x100
- 80068b2: 609a str r2, [r3, #8]
- {
- MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
- }
- }
- #endif /* ADC_VER_V5_3 */
- }
- 80068b4: e03e b.n 8006934 <ADC_ConfigureBoostMode+0x1f0>
- CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
- 80068b6: 687b ldr r3, [r7, #4]
- 80068b8: 681b ldr r3, [r3, #0]
- 80068ba: 689a ldr r2, [r3, #8]
- 80068bc: 687b ldr r3, [r7, #4]
- 80068be: 681b ldr r3, [r3, #0]
- 80068c0: f422 7280 bic.w r2, r2, #256 @ 0x100
- 80068c4: 609a str r2, [r3, #8]
- }
- 80068c6: e035 b.n 8006934 <ADC_ConfigureBoostMode+0x1f0>
- freq /= 2U; /* divider by 2 for Rev.V */
- 80068c8: 68fb ldr r3, [r7, #12]
- 80068ca: 085b lsrs r3, r3, #1
- 80068cc: 60fb str r3, [r7, #12]
- if (freq <= 6250000UL)
- 80068ce: 68fb ldr r3, [r7, #12]
- 80068d0: 4a1f ldr r2, [pc, #124] @ (8006950 <ADC_ConfigureBoostMode+0x20c>)
- 80068d2: 4293 cmp r3, r2
- 80068d4: d808 bhi.n 80068e8 <ADC_ConfigureBoostMode+0x1a4>
- MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
- 80068d6: 687b ldr r3, [r7, #4]
- 80068d8: 681b ldr r3, [r3, #0]
- 80068da: 689a ldr r2, [r3, #8]
- 80068dc: 687b ldr r3, [r7, #4]
- 80068de: 681b ldr r3, [r3, #0]
- 80068e0: f422 7240 bic.w r2, r2, #768 @ 0x300
- 80068e4: 609a str r2, [r3, #8]
- }
- 80068e6: e025 b.n 8006934 <ADC_ConfigureBoostMode+0x1f0>
- else if (freq <= 12500000UL)
- 80068e8: 68fb ldr r3, [r7, #12]
- 80068ea: 4a1a ldr r2, [pc, #104] @ (8006954 <ADC_ConfigureBoostMode+0x210>)
- 80068ec: 4293 cmp r3, r2
- 80068ee: d80a bhi.n 8006906 <ADC_ConfigureBoostMode+0x1c2>
- MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
- 80068f0: 687b ldr r3, [r7, #4]
- 80068f2: 681b ldr r3, [r3, #0]
- 80068f4: 689b ldr r3, [r3, #8]
- 80068f6: f423 7240 bic.w r2, r3, #768 @ 0x300
- 80068fa: 687b ldr r3, [r7, #4]
- 80068fc: 681b ldr r3, [r3, #0]
- 80068fe: f442 7280 orr.w r2, r2, #256 @ 0x100
- 8006902: 609a str r2, [r3, #8]
- }
- 8006904: e016 b.n 8006934 <ADC_ConfigureBoostMode+0x1f0>
- else if (freq <= 25000000UL)
- 8006906: 68fb ldr r3, [r7, #12]
- 8006908: 4a13 ldr r2, [pc, #76] @ (8006958 <ADC_ConfigureBoostMode+0x214>)
- 800690a: 4293 cmp r3, r2
- 800690c: d80a bhi.n 8006924 <ADC_ConfigureBoostMode+0x1e0>
- MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
- 800690e: 687b ldr r3, [r7, #4]
- 8006910: 681b ldr r3, [r3, #0]
- 8006912: 689b ldr r3, [r3, #8]
- 8006914: f423 7240 bic.w r2, r3, #768 @ 0x300
- 8006918: 687b ldr r3, [r7, #4]
- 800691a: 681b ldr r3, [r3, #0]
- 800691c: f442 7200 orr.w r2, r2, #512 @ 0x200
- 8006920: 609a str r2, [r3, #8]
- }
- 8006922: e007 b.n 8006934 <ADC_ConfigureBoostMode+0x1f0>
- MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
- 8006924: 687b ldr r3, [r7, #4]
- 8006926: 681b ldr r3, [r3, #0]
- 8006928: 689a ldr r2, [r3, #8]
- 800692a: 687b ldr r3, [r7, #4]
- 800692c: 681b ldr r3, [r3, #0]
- 800692e: f442 7240 orr.w r2, r2, #768 @ 0x300
- 8006932: 609a str r2, [r3, #8]
- }
- 8006934: bf00 nop
- 8006936: 3710 adds r7, #16
- 8006938: 46bd mov sp, r7
- 800693a: bd80 pop {r7, pc}
- 800693c: 40022000 .word 0x40022000
- 8006940: 40022100 .word 0x40022100
- 8006944: 40022300 .word 0x40022300
- 8006948: 58026300 .word 0x58026300
- 800694c: 01312d00 .word 0x01312d00
- 8006950: 005f5e10 .word 0x005f5e10
- 8006954: 00bebc20 .word 0x00bebc20
- 8006958: 017d7840 .word 0x017d7840
- 0800695c <LL_ADC_IsEnabled>:
- {
- 800695c: b480 push {r7}
- 800695e: b083 sub sp, #12
- 8006960: af00 add r7, sp, #0
- 8006962: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
- 8006964: 687b ldr r3, [r7, #4]
- 8006966: 689b ldr r3, [r3, #8]
- 8006968: f003 0301 and.w r3, r3, #1
- 800696c: 2b01 cmp r3, #1
- 800696e: d101 bne.n 8006974 <LL_ADC_IsEnabled+0x18>
- 8006970: 2301 movs r3, #1
- 8006972: e000 b.n 8006976 <LL_ADC_IsEnabled+0x1a>
- 8006974: 2300 movs r3, #0
- }
- 8006976: 4618 mov r0, r3
- 8006978: 370c adds r7, #12
- 800697a: 46bd mov sp, r7
- 800697c: f85d 7b04 ldr.w r7, [sp], #4
- 8006980: 4770 bx lr
- ...
- 08006984 <LL_ADC_StartCalibration>:
- {
- 8006984: b480 push {r7}
- 8006986: b085 sub sp, #20
- 8006988: af00 add r7, sp, #0
- 800698a: 60f8 str r0, [r7, #12]
- 800698c: 60b9 str r1, [r7, #8]
- 800698e: 607a str r2, [r7, #4]
- MODIFY_REG(ADCx->CR,
- 8006990: 68fb ldr r3, [r7, #12]
- 8006992: 689a ldr r2, [r3, #8]
- 8006994: 4b09 ldr r3, [pc, #36] @ (80069bc <LL_ADC_StartCalibration+0x38>)
- 8006996: 4013 ands r3, r2
- 8006998: 68ba ldr r2, [r7, #8]
- 800699a: f402 3180 and.w r1, r2, #65536 @ 0x10000
- 800699e: 687a ldr r2, [r7, #4]
- 80069a0: f002 4280 and.w r2, r2, #1073741824 @ 0x40000000
- 80069a4: 430a orrs r2, r1
- 80069a6: 4313 orrs r3, r2
- 80069a8: f043 4200 orr.w r2, r3, #2147483648 @ 0x80000000
- 80069ac: 68fb ldr r3, [r7, #12]
- 80069ae: 609a str r2, [r3, #8]
- }
- 80069b0: bf00 nop
- 80069b2: 3714 adds r7, #20
- 80069b4: 46bd mov sp, r7
- 80069b6: f85d 7b04 ldr.w r7, [sp], #4
- 80069ba: 4770 bx lr
- 80069bc: 3ffeffc0 .word 0x3ffeffc0
- 080069c0 <LL_ADC_IsCalibrationOnGoing>:
- {
- 80069c0: b480 push {r7}
- 80069c2: b083 sub sp, #12
- 80069c4: af00 add r7, sp, #0
- 80069c6: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
- 80069c8: 687b ldr r3, [r7, #4]
- 80069ca: 689b ldr r3, [r3, #8]
- 80069cc: f003 4300 and.w r3, r3, #2147483648 @ 0x80000000
- 80069d0: f1b3 4f00 cmp.w r3, #2147483648 @ 0x80000000
- 80069d4: d101 bne.n 80069da <LL_ADC_IsCalibrationOnGoing+0x1a>
- 80069d6: 2301 movs r3, #1
- 80069d8: e000 b.n 80069dc <LL_ADC_IsCalibrationOnGoing+0x1c>
- 80069da: 2300 movs r3, #0
- }
- 80069dc: 4618 mov r0, r3
- 80069de: 370c adds r7, #12
- 80069e0: 46bd mov sp, r7
- 80069e2: f85d 7b04 ldr.w r7, [sp], #4
- 80069e6: 4770 bx lr
- 080069e8 <LL_ADC_REG_IsConversionOngoing>:
- {
- 80069e8: b480 push {r7}
- 80069ea: b083 sub sp, #12
- 80069ec: af00 add r7, sp, #0
- 80069ee: 6078 str r0, [r7, #4]
- return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
- 80069f0: 687b ldr r3, [r7, #4]
- 80069f2: 689b ldr r3, [r3, #8]
- 80069f4: f003 0304 and.w r3, r3, #4
- 80069f8: 2b04 cmp r3, #4
- 80069fa: d101 bne.n 8006a00 <LL_ADC_REG_IsConversionOngoing+0x18>
- 80069fc: 2301 movs r3, #1
- 80069fe: e000 b.n 8006a02 <LL_ADC_REG_IsConversionOngoing+0x1a>
- 8006a00: 2300 movs r3, #0
- }
- 8006a02: 4618 mov r0, r3
- 8006a04: 370c adds r7, #12
- 8006a06: 46bd mov sp, r7
- 8006a08: f85d 7b04 ldr.w r7, [sp], #4
- 8006a0c: 4770 bx lr
- ...
- 08006a10 <HAL_ADCEx_Calibration_Start>:
- * @arg @ref ADC_SINGLE_ENDED Channel in mode input single ended
- * @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
- {
- 8006a10: b580 push {r7, lr}
- 8006a12: b086 sub sp, #24
- 8006a14: af00 add r7, sp, #0
- 8006a16: 60f8 str r0, [r7, #12]
- 8006a18: 60b9 str r1, [r7, #8]
- 8006a1a: 607a str r2, [r7, #4]
- HAL_StatusTypeDef tmp_hal_status;
- __IO uint32_t wait_loop_index = 0UL;
- 8006a1c: 2300 movs r3, #0
- 8006a1e: 613b str r3, [r7, #16]
- /* Check the parameters */
- assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
- assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
- /* Process locked */
- __HAL_LOCK(hadc);
- 8006a20: 68fb ldr r3, [r7, #12]
- 8006a22: f893 3050 ldrb.w r3, [r3, #80] @ 0x50
- 8006a26: 2b01 cmp r3, #1
- 8006a28: d101 bne.n 8006a2e <HAL_ADCEx_Calibration_Start+0x1e>
- 8006a2a: 2302 movs r3, #2
- 8006a2c: e04c b.n 8006ac8 <HAL_ADCEx_Calibration_Start+0xb8>
- 8006a2e: 68fb ldr r3, [r7, #12]
- 8006a30: 2201 movs r2, #1
- 8006a32: f883 2050 strb.w r2, [r3, #80] @ 0x50
- /* Calibration prerequisite: ADC must be disabled. */
- /* Disable the ADC (if not already disabled) */
- tmp_hal_status = ADC_Disable(hadc);
- 8006a36: 68f8 ldr r0, [r7, #12]
- 8006a38: f7ff fd90 bl 800655c <ADC_Disable>
- 8006a3c: 4603 mov r3, r0
- 8006a3e: 75fb strb r3, [r7, #23]
- /* Check if ADC is effectively disabled */
- if (tmp_hal_status == HAL_OK)
- 8006a40: 7dfb ldrb r3, [r7, #23]
- 8006a42: 2b00 cmp r3, #0
- 8006a44: d135 bne.n 8006ab2 <HAL_ADCEx_Calibration_Start+0xa2>
- {
- /* Set ADC state */
- ADC_STATE_CLR_SET(hadc->State,
- 8006a46: 68fb ldr r3, [r7, #12]
- 8006a48: 6d5a ldr r2, [r3, #84] @ 0x54
- 8006a4a: 4b21 ldr r3, [pc, #132] @ (8006ad0 <HAL_ADCEx_Calibration_Start+0xc0>)
- 8006a4c: 4013 ands r3, r2
- 8006a4e: f043 0202 orr.w r2, r3, #2
- 8006a52: 68fb ldr r3, [r7, #12]
- 8006a54: 655a str r2, [r3, #84] @ 0x54
- HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
- HAL_ADC_STATE_BUSY_INTERNAL);
- /* Start ADC calibration in mode single-ended or differential */
- LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
- 8006a56: 68fb ldr r3, [r7, #12]
- 8006a58: 681b ldr r3, [r3, #0]
- 8006a5a: 687a ldr r2, [r7, #4]
- 8006a5c: 68b9 ldr r1, [r7, #8]
- 8006a5e: 4618 mov r0, r3
- 8006a60: f7ff ff90 bl 8006984 <LL_ADC_StartCalibration>
- /* Wait for calibration completion */
- while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
- 8006a64: e014 b.n 8006a90 <HAL_ADCEx_Calibration_Start+0x80>
- {
- wait_loop_index++;
- 8006a66: 693b ldr r3, [r7, #16]
- 8006a68: 3301 adds r3, #1
- 8006a6a: 613b str r3, [r7, #16]
- if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
- 8006a6c: 693b ldr r3, [r7, #16]
- 8006a6e: 4a19 ldr r2, [pc, #100] @ (8006ad4 <HAL_ADCEx_Calibration_Start+0xc4>)
- 8006a70: 4293 cmp r3, r2
- 8006a72: d30d bcc.n 8006a90 <HAL_ADCEx_Calibration_Start+0x80>
- {
- /* Update ADC state machine to error */
- ADC_STATE_CLR_SET(hadc->State,
- 8006a74: 68fb ldr r3, [r7, #12]
- 8006a76: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006a78: f023 0312 bic.w r3, r3, #18
- 8006a7c: f043 0210 orr.w r2, r3, #16
- 8006a80: 68fb ldr r3, [r7, #12]
- 8006a82: 655a str r2, [r3, #84] @ 0x54
- HAL_ADC_STATE_BUSY_INTERNAL,
- HAL_ADC_STATE_ERROR_INTERNAL);
- /* Process unlocked */
- __HAL_UNLOCK(hadc);
- 8006a84: 68fb ldr r3, [r7, #12]
- 8006a86: 2200 movs r2, #0
- 8006a88: f883 2050 strb.w r2, [r3, #80] @ 0x50
- return HAL_ERROR;
- 8006a8c: 2301 movs r3, #1
- 8006a8e: e01b b.n 8006ac8 <HAL_ADCEx_Calibration_Start+0xb8>
- while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
- 8006a90: 68fb ldr r3, [r7, #12]
- 8006a92: 681b ldr r3, [r3, #0]
- 8006a94: 4618 mov r0, r3
- 8006a96: f7ff ff93 bl 80069c0 <LL_ADC_IsCalibrationOnGoing>
- 8006a9a: 4603 mov r3, r0
- 8006a9c: 2b00 cmp r3, #0
- 8006a9e: d1e2 bne.n 8006a66 <HAL_ADCEx_Calibration_Start+0x56>
- }
- }
- /* Set ADC state */
- ADC_STATE_CLR_SET(hadc->State,
- 8006aa0: 68fb ldr r3, [r7, #12]
- 8006aa2: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006aa4: f023 0303 bic.w r3, r3, #3
- 8006aa8: f043 0201 orr.w r2, r3, #1
- 8006aac: 68fb ldr r3, [r7, #12]
- 8006aae: 655a str r2, [r3, #84] @ 0x54
- 8006ab0: e005 b.n 8006abe <HAL_ADCEx_Calibration_Start+0xae>
- HAL_ADC_STATE_BUSY_INTERNAL,
- HAL_ADC_STATE_READY);
- }
- else
- {
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
- 8006ab2: 68fb ldr r3, [r7, #12]
- 8006ab4: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006ab6: f043 0210 orr.w r2, r3, #16
- 8006aba: 68fb ldr r3, [r7, #12]
- 8006abc: 655a str r2, [r3, #84] @ 0x54
- /* Note: No need to update variable "tmp_hal_status" here: already set */
- /* to state "HAL_ERROR" by function disabling the ADC. */
- }
- /* Process unlocked */
- __HAL_UNLOCK(hadc);
- 8006abe: 68fb ldr r3, [r7, #12]
- 8006ac0: 2200 movs r2, #0
- 8006ac2: f883 2050 strb.w r2, [r3, #80] @ 0x50
- /* Return function status */
- return tmp_hal_status;
- 8006ac6: 7dfb ldrb r3, [r7, #23]
- }
- 8006ac8: 4618 mov r0, r3
- 8006aca: 3718 adds r7, #24
- 8006acc: 46bd mov sp, r7
- 8006ace: bd80 pop {r7, pc}
- 8006ad0: ffffeefd .word 0xffffeefd
- 8006ad4: 25c3f800 .word 0x25c3f800
- 08006ad8 <HAL_ADCEx_MultiModeConfigChannel>:
- * @param hadc Master ADC handle
- * @param multimode Structure of ADC multimode configuration
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
- {
- 8006ad8: b590 push {r4, r7, lr}
- 8006ada: b09f sub sp, #124 @ 0x7c
- 8006adc: af00 add r7, sp, #0
- 8006ade: 6078 str r0, [r7, #4]
- 8006ae0: 6039 str r1, [r7, #0]
- HAL_StatusTypeDef tmp_hal_status = HAL_OK;
- 8006ae2: 2300 movs r3, #0
- 8006ae4: f887 3077 strb.w r3, [r7, #119] @ 0x77
- assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
- assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
- }
- /* Process locked */
- __HAL_LOCK(hadc);
- 8006ae8: 687b ldr r3, [r7, #4]
- 8006aea: f893 3050 ldrb.w r3, [r3, #80] @ 0x50
- 8006aee: 2b01 cmp r3, #1
- 8006af0: d101 bne.n 8006af6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
- 8006af2: 2302 movs r3, #2
- 8006af4: e0be b.n 8006c74 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
- 8006af6: 687b ldr r3, [r7, #4]
- 8006af8: 2201 movs r2, #1
- 8006afa: f883 2050 strb.w r2, [r3, #80] @ 0x50
- tmphadcSlave.State = HAL_ADC_STATE_RESET;
- 8006afe: 2300 movs r3, #0
- 8006b00: 65fb str r3, [r7, #92] @ 0x5c
- tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
- 8006b02: 2300 movs r3, #0
- 8006b04: 663b str r3, [r7, #96] @ 0x60
- ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
- 8006b06: 687b ldr r3, [r7, #4]
- 8006b08: 681b ldr r3, [r3, #0]
- 8006b0a: 4a5c ldr r2, [pc, #368] @ (8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
- 8006b0c: 4293 cmp r3, r2
- 8006b0e: d102 bne.n 8006b16 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
- 8006b10: 4b5b ldr r3, [pc, #364] @ (8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
- 8006b12: 60bb str r3, [r7, #8]
- 8006b14: e001 b.n 8006b1a <HAL_ADCEx_MultiModeConfigChannel+0x42>
- 8006b16: 2300 movs r3, #0
- 8006b18: 60bb str r3, [r7, #8]
- if (tmphadcSlave.Instance == NULL)
- 8006b1a: 68bb ldr r3, [r7, #8]
- 8006b1c: 2b00 cmp r3, #0
- 8006b1e: d10b bne.n 8006b38 <HAL_ADCEx_MultiModeConfigChannel+0x60>
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
- 8006b20: 687b ldr r3, [r7, #4]
- 8006b22: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006b24: f043 0220 orr.w r2, r3, #32
- 8006b28: 687b ldr r3, [r7, #4]
- 8006b2a: 655a str r2, [r3, #84] @ 0x54
- /* Process unlocked */
- __HAL_UNLOCK(hadc);
- 8006b2c: 687b ldr r3, [r7, #4]
- 8006b2e: 2200 movs r2, #0
- 8006b30: f883 2050 strb.w r2, [r3, #80] @ 0x50
- return HAL_ERROR;
- 8006b34: 2301 movs r3, #1
- 8006b36: e09d b.n 8006c74 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
- /* Parameters update conditioned to ADC state: */
- /* Parameters that can be updated when ADC is disabled or enabled without */
- /* conversion on going on regular group: */
- /* - Multimode DATA Format configuration */
- tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
- 8006b38: 68bb ldr r3, [r7, #8]
- 8006b3a: 4618 mov r0, r3
- 8006b3c: f7ff ff54 bl 80069e8 <LL_ADC_REG_IsConversionOngoing>
- 8006b40: 6738 str r0, [r7, #112] @ 0x70
- if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
- 8006b42: 687b ldr r3, [r7, #4]
- 8006b44: 681b ldr r3, [r3, #0]
- 8006b46: 4618 mov r0, r3
- 8006b48: f7ff ff4e bl 80069e8 <LL_ADC_REG_IsConversionOngoing>
- 8006b4c: 4603 mov r3, r0
- 8006b4e: 2b00 cmp r3, #0
- 8006b50: d17f bne.n 8006c52 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
- && (tmphadcSlave_conversion_on_going == 0UL))
- 8006b52: 6f3b ldr r3, [r7, #112] @ 0x70
- 8006b54: 2b00 cmp r3, #0
- 8006b56: d17c bne.n 8006c52 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
- {
- /* Pointer to the common control register */
- tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
- 8006b58: 687b ldr r3, [r7, #4]
- 8006b5a: 681b ldr r3, [r3, #0]
- 8006b5c: 4a47 ldr r2, [pc, #284] @ (8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
- 8006b5e: 4293 cmp r3, r2
- 8006b60: d004 beq.n 8006b6c <HAL_ADCEx_MultiModeConfigChannel+0x94>
- 8006b62: 687b ldr r3, [r7, #4]
- 8006b64: 681b ldr r3, [r3, #0]
- 8006b66: 4a46 ldr r2, [pc, #280] @ (8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
- 8006b68: 4293 cmp r3, r2
- 8006b6a: d101 bne.n 8006b70 <HAL_ADCEx_MultiModeConfigChannel+0x98>
- 8006b6c: 4b45 ldr r3, [pc, #276] @ (8006c84 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
- 8006b6e: e000 b.n 8006b72 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
- 8006b70: 4b45 ldr r3, [pc, #276] @ (8006c88 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
- 8006b72: 66fb str r3, [r7, #108] @ 0x6c
- /* If multimode is selected, configure all multimode parameters. */
- /* Otherwise, reset multimode parameters (can be used in case of */
- /* transition from multimode to independent mode). */
- if (multimode->Mode != ADC_MODE_INDEPENDENT)
- 8006b74: 683b ldr r3, [r7, #0]
- 8006b76: 681b ldr r3, [r3, #0]
- 8006b78: 2b00 cmp r3, #0
- 8006b7a: d039 beq.n 8006bf0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
- {
- MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
- 8006b7c: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006b7e: 689b ldr r3, [r3, #8]
- 8006b80: f423 4240 bic.w r2, r3, #49152 @ 0xc000
- 8006b84: 683b ldr r3, [r7, #0]
- 8006b86: 685b ldr r3, [r3, #4]
- 8006b88: 431a orrs r2, r3
- 8006b8a: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006b8c: 609a str r2, [r3, #8]
- /* from 1 to 8 clock cycles for 12 bits */
- /* from 1 to 6 clock cycles for 10 and 8 bits */
- /* If a higher delay is selected, it will be clipped to maximum delay */
- /* range */
- if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
- 8006b8e: 687b ldr r3, [r7, #4]
- 8006b90: 681b ldr r3, [r3, #0]
- 8006b92: 4a3a ldr r2, [pc, #232] @ (8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
- 8006b94: 4293 cmp r3, r2
- 8006b96: d004 beq.n 8006ba2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
- 8006b98: 687b ldr r3, [r7, #4]
- 8006b9a: 681b ldr r3, [r3, #0]
- 8006b9c: 4a38 ldr r2, [pc, #224] @ (8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
- 8006b9e: 4293 cmp r3, r2
- 8006ba0: d10e bne.n 8006bc0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
- 8006ba2: 4836 ldr r0, [pc, #216] @ (8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
- 8006ba4: f7ff feda bl 800695c <LL_ADC_IsEnabled>
- 8006ba8: 4604 mov r4, r0
- 8006baa: 4835 ldr r0, [pc, #212] @ (8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
- 8006bac: f7ff fed6 bl 800695c <LL_ADC_IsEnabled>
- 8006bb0: 4603 mov r3, r0
- 8006bb2: 4323 orrs r3, r4
- 8006bb4: 2b00 cmp r3, #0
- 8006bb6: bf0c ite eq
- 8006bb8: 2301 moveq r3, #1
- 8006bba: 2300 movne r3, #0
- 8006bbc: b2db uxtb r3, r3
- 8006bbe: e008 b.n 8006bd2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
- 8006bc0: 4832 ldr r0, [pc, #200] @ (8006c8c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
- 8006bc2: f7ff fecb bl 800695c <LL_ADC_IsEnabled>
- 8006bc6: 4603 mov r3, r0
- 8006bc8: 2b00 cmp r3, #0
- 8006bca: bf0c ite eq
- 8006bcc: 2301 moveq r3, #1
- 8006bce: 2300 movne r3, #0
- 8006bd0: b2db uxtb r3, r3
- 8006bd2: 2b00 cmp r3, #0
- 8006bd4: d047 beq.n 8006c66 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
- {
- MODIFY_REG(tmpADC_Common->CCR,
- 8006bd6: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006bd8: 689a ldr r2, [r3, #8]
- 8006bda: 4b2d ldr r3, [pc, #180] @ (8006c90 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
- 8006bdc: 4013 ands r3, r2
- 8006bde: 683a ldr r2, [r7, #0]
- 8006be0: 6811 ldr r1, [r2, #0]
- 8006be2: 683a ldr r2, [r7, #0]
- 8006be4: 6892 ldr r2, [r2, #8]
- 8006be6: 430a orrs r2, r1
- 8006be8: 431a orrs r2, r3
- 8006bea: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006bec: 609a str r2, [r3, #8]
- if (multimode->Mode != ADC_MODE_INDEPENDENT)
- 8006bee: e03a b.n 8006c66 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
- );
- }
- }
- else /* ADC_MODE_INDEPENDENT */
- {
- CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
- 8006bf0: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006bf2: 689b ldr r3, [r3, #8]
- 8006bf4: f423 4240 bic.w r2, r3, #49152 @ 0xc000
- 8006bf8: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006bfa: 609a str r2, [r3, #8]
- /* Parameters that can be updated only when ADC is disabled: */
- /* - Multimode mode selection */
- /* - Multimode delay */
- if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
- 8006bfc: 687b ldr r3, [r7, #4]
- 8006bfe: 681b ldr r3, [r3, #0]
- 8006c00: 4a1e ldr r2, [pc, #120] @ (8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
- 8006c02: 4293 cmp r3, r2
- 8006c04: d004 beq.n 8006c10 <HAL_ADCEx_MultiModeConfigChannel+0x138>
- 8006c06: 687b ldr r3, [r7, #4]
- 8006c08: 681b ldr r3, [r3, #0]
- 8006c0a: 4a1d ldr r2, [pc, #116] @ (8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
- 8006c0c: 4293 cmp r3, r2
- 8006c0e: d10e bne.n 8006c2e <HAL_ADCEx_MultiModeConfigChannel+0x156>
- 8006c10: 481a ldr r0, [pc, #104] @ (8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
- 8006c12: f7ff fea3 bl 800695c <LL_ADC_IsEnabled>
- 8006c16: 4604 mov r4, r0
- 8006c18: 4819 ldr r0, [pc, #100] @ (8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
- 8006c1a: f7ff fe9f bl 800695c <LL_ADC_IsEnabled>
- 8006c1e: 4603 mov r3, r0
- 8006c20: 4323 orrs r3, r4
- 8006c22: 2b00 cmp r3, #0
- 8006c24: bf0c ite eq
- 8006c26: 2301 moveq r3, #1
- 8006c28: 2300 movne r3, #0
- 8006c2a: b2db uxtb r3, r3
- 8006c2c: e008 b.n 8006c40 <HAL_ADCEx_MultiModeConfigChannel+0x168>
- 8006c2e: 4817 ldr r0, [pc, #92] @ (8006c8c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
- 8006c30: f7ff fe94 bl 800695c <LL_ADC_IsEnabled>
- 8006c34: 4603 mov r3, r0
- 8006c36: 2b00 cmp r3, #0
- 8006c38: bf0c ite eq
- 8006c3a: 2301 moveq r3, #1
- 8006c3c: 2300 movne r3, #0
- 8006c3e: b2db uxtb r3, r3
- 8006c40: 2b00 cmp r3, #0
- 8006c42: d010 beq.n 8006c66 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
- {
- CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
- 8006c44: 6efb ldr r3, [r7, #108] @ 0x6c
- 8006c46: 689a ldr r2, [r3, #8]
- 8006c48: 4b11 ldr r3, [pc, #68] @ (8006c90 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
- 8006c4a: 4013 ands r3, r2
- 8006c4c: 6efa ldr r2, [r7, #108] @ 0x6c
- 8006c4e: 6093 str r3, [r2, #8]
- if (multimode->Mode != ADC_MODE_INDEPENDENT)
- 8006c50: e009 b.n 8006c66 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
- /* If one of the ADC sharing the same common group is enabled, no update */
- /* could be done on neither of the multimode structure parameters. */
- else
- {
- /* Update ADC state machine to error */
- SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
- 8006c52: 687b ldr r3, [r7, #4]
- 8006c54: 6d5b ldr r3, [r3, #84] @ 0x54
- 8006c56: f043 0220 orr.w r2, r3, #32
- 8006c5a: 687b ldr r3, [r7, #4]
- 8006c5c: 655a str r2, [r3, #84] @ 0x54
- tmp_hal_status = HAL_ERROR;
- 8006c5e: 2301 movs r3, #1
- 8006c60: f887 3077 strb.w r3, [r7, #119] @ 0x77
- 8006c64: e000 b.n 8006c68 <HAL_ADCEx_MultiModeConfigChannel+0x190>
- if (multimode->Mode != ADC_MODE_INDEPENDENT)
- 8006c66: bf00 nop
- }
- /* Process unlocked */
- __HAL_UNLOCK(hadc);
- 8006c68: 687b ldr r3, [r7, #4]
- 8006c6a: 2200 movs r2, #0
- 8006c6c: f883 2050 strb.w r2, [r3, #80] @ 0x50
- /* Return function status */
- return tmp_hal_status;
- 8006c70: f897 3077 ldrb.w r3, [r7, #119] @ 0x77
- }
- 8006c74: 4618 mov r0, r3
- 8006c76: 377c adds r7, #124 @ 0x7c
- 8006c78: 46bd mov sp, r7
- 8006c7a: bd90 pop {r4, r7, pc}
- 8006c7c: 40022000 .word 0x40022000
- 8006c80: 40022100 .word 0x40022100
- 8006c84: 40022300 .word 0x40022300
- 8006c88: 58026300 .word 0x58026300
- 8006c8c: 58026000 .word 0x58026000
- 8006c90: fffff0e0 .word 0xfffff0e0
- 08006c94 <HAL_COMP_Init>:
- * To unlock the configuration, perform a system reset.
- * @param hcomp COMP handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
- {
- 8006c94: b580 push {r7, lr}
- 8006c96: b088 sub sp, #32
- 8006c98: af00 add r7, sp, #0
- 8006c9a: 6078 str r0, [r7, #4]
- uint32_t tmp_csr ;
- uint32_t exti_line ;
- uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
- __IO uint32_t wait_loop_index = 0UL;
- 8006c9c: 2300 movs r3, #0
- 8006c9e: 60fb str r3, [r7, #12]
- HAL_StatusTypeDef status = HAL_OK;
- 8006ca0: 2300 movs r3, #0
- 8006ca2: 77fb strb r3, [r7, #31]
-
- /* Check the COMP handle allocation and lock status */
- if(hcomp == NULL)
- 8006ca4: 687b ldr r3, [r7, #4]
- 8006ca6: 2b00 cmp r3, #0
- 8006ca8: d102 bne.n 8006cb0 <HAL_COMP_Init+0x1c>
- {
- status = HAL_ERROR;
- 8006caa: 2301 movs r3, #1
- 8006cac: 77fb strb r3, [r7, #31]
- 8006cae: e10e b.n 8006ece <HAL_COMP_Init+0x23a>
- }
- else if(__HAL_COMP_IS_LOCKED(hcomp))
- 8006cb0: 687b ldr r3, [r7, #4]
- 8006cb2: 681b ldr r3, [r3, #0]
- 8006cb4: 681b ldr r3, [r3, #0]
- 8006cb6: f003 4300 and.w r3, r3, #2147483648 @ 0x80000000
- 8006cba: f1b3 4f00 cmp.w r3, #2147483648 @ 0x80000000
- 8006cbe: d102 bne.n 8006cc6 <HAL_COMP_Init+0x32>
- {
- status = HAL_ERROR;
- 8006cc0: 2301 movs r3, #1
- 8006cc2: 77fb strb r3, [r7, #31]
- 8006cc4: e103 b.n 8006ece <HAL_COMP_Init+0x23a>
- assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
- assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce));
- assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
- assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
- if(hcomp->State == HAL_COMP_STATE_RESET)
- 8006cc6: 687b ldr r3, [r7, #4]
- 8006cc8: f893 3025 ldrb.w r3, [r3, #37] @ 0x25
- 8006ccc: b2db uxtb r3, r3
- 8006cce: 2b00 cmp r3, #0
- 8006cd0: d109 bne.n 8006ce6 <HAL_COMP_Init+0x52>
- {
- /* Allocate lock resource and initialize it */
- hcomp->Lock = HAL_UNLOCKED;
- 8006cd2: 687b ldr r3, [r7, #4]
- 8006cd4: 2200 movs r2, #0
- 8006cd6: f883 2024 strb.w r2, [r3, #36] @ 0x24
-
- /* Set COMP error code to none */
- COMP_CLEAR_ERRORCODE(hcomp);
- 8006cda: 687b ldr r3, [r7, #4]
- 8006cdc: 2200 movs r2, #0
- 8006cde: 629a str r2, [r3, #40] @ 0x28
-
- /* Init the low level hardware */
- hcomp->MspInitCallback(hcomp);
- #else
- /* Init the low level hardware */
- HAL_COMP_MspInit(hcomp);
- 8006ce0: 6878 ldr r0, [r7, #4]
- 8006ce2: f7fc fd67 bl 80037b4 <HAL_COMP_MspInit>
- #endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
- }
- /* Memorize voltage scaler state before initialization */
- comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
- 8006ce6: 687b ldr r3, [r7, #4]
- 8006ce8: 681b ldr r3, [r3, #0]
- 8006cea: 681b ldr r3, [r3, #0]
- 8006cec: f003 0304 and.w r3, r3, #4
- 8006cf0: 61bb str r3, [r7, #24]
- /* Set BLANKING bits according to hcomp->Init.BlankingSrce value */
- /* Set HYST bits according to hcomp->Init.Hysteresis value */
- /* Set POLARITY bit according to hcomp->Init.OutputPol value */
- /* Set POWERMODE bits according to hcomp->Init.Mode value */
-
- tmp_csr = (hcomp->Init.InvertingInput | \
- 8006cf2: 687b ldr r3, [r7, #4]
- 8006cf4: 691a ldr r2, [r3, #16]
- hcomp->Init.NonInvertingInput | \
- 8006cf6: 687b ldr r3, [r7, #4]
- 8006cf8: 68db ldr r3, [r3, #12]
- tmp_csr = (hcomp->Init.InvertingInput | \
- 8006cfa: 431a orrs r2, r3
- hcomp->Init.BlankingSrce | \
- 8006cfc: 687b ldr r3, [r7, #4]
- 8006cfe: 69db ldr r3, [r3, #28]
- hcomp->Init.NonInvertingInput | \
- 8006d00: 431a orrs r2, r3
- hcomp->Init.Hysteresis | \
- 8006d02: 687b ldr r3, [r7, #4]
- 8006d04: 695b ldr r3, [r3, #20]
- hcomp->Init.BlankingSrce | \
- 8006d06: 431a orrs r2, r3
- hcomp->Init.OutputPol | \
- 8006d08: 687b ldr r3, [r7, #4]
- 8006d0a: 699b ldr r3, [r3, #24]
- hcomp->Init.Hysteresis | \
- 8006d0c: 431a orrs r2, r3
- hcomp->Init.Mode );
- 8006d0e: 687b ldr r3, [r7, #4]
- 8006d10: 689b ldr r3, [r3, #8]
- tmp_csr = (hcomp->Init.InvertingInput | \
- 8006d12: 4313 orrs r3, r2
- 8006d14: 617b str r3, [r7, #20]
- COMP_CFGRx_INP2SEL | COMP_CFGRx_WINMODE | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST |
- COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN | COMP_CFGRx_SCALEN,
- tmp_csr
- );
- #else
- MODIFY_REG(hcomp->Instance->CFGR,
- 8006d16: 687b ldr r3, [r7, #4]
- 8006d18: 681b ldr r3, [r3, #0]
- 8006d1a: 681a ldr r2, [r3, #0]
- 8006d1c: 4b6e ldr r3, [pc, #440] @ (8006ed8 <HAL_COMP_Init+0x244>)
- 8006d1e: 4013 ands r3, r2
- 8006d20: 687a ldr r2, [r7, #4]
- 8006d22: 6812 ldr r2, [r2, #0]
- 8006d24: 6979 ldr r1, [r7, #20]
- 8006d26: 430b orrs r3, r1
- 8006d28: 6013 str r3, [r2, #0]
- #endif
- /* Set window mode */
- /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP */
- /* instances. Therefore, this function can update another COMP */
- /* instance that the one currently selected. */
- if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
- 8006d2a: 687b ldr r3, [r7, #4]
- 8006d2c: 685b ldr r3, [r3, #4]
- 8006d2e: 2b10 cmp r3, #16
- 8006d30: d108 bne.n 8006d44 <HAL_COMP_Init+0xb0>
- {
- SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
- 8006d32: 687b ldr r3, [r7, #4]
- 8006d34: 681b ldr r3, [r3, #0]
- 8006d36: 681a ldr r2, [r3, #0]
- 8006d38: 687b ldr r3, [r7, #4]
- 8006d3a: 681b ldr r3, [r3, #0]
- 8006d3c: f042 0210 orr.w r2, r2, #16
- 8006d40: 601a str r2, [r3, #0]
- 8006d42: e007 b.n 8006d54 <HAL_COMP_Init+0xc0>
- }
- else
- {
- CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
- 8006d44: 687b ldr r3, [r7, #4]
- 8006d46: 681b ldr r3, [r3, #0]
- 8006d48: 681a ldr r2, [r3, #0]
- 8006d4a: 687b ldr r3, [r7, #4]
- 8006d4c: 681b ldr r3, [r3, #0]
- 8006d4e: f022 0210 bic.w r2, r2, #16
- 8006d52: 601a str r2, [r3, #0]
- }
- /* Delay for COMP scaler bridge voltage stabilization */
- /* Apply the delay if voltage scaler bridge is enabled for the first time */
- if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
- 8006d54: 687b ldr r3, [r7, #4]
- 8006d56: 681b ldr r3, [r3, #0]
- 8006d58: 681b ldr r3, [r3, #0]
- 8006d5a: f003 0304 and.w r3, r3, #4
- 8006d5e: 2b00 cmp r3, #0
- 8006d60: d016 beq.n 8006d90 <HAL_COMP_Init+0xfc>
- 8006d62: 69bb ldr r3, [r7, #24]
- 8006d64: 2b00 cmp r3, #0
- 8006d66: d013 beq.n 8006d90 <HAL_COMP_Init+0xfc>
- {
- /* Wait loop initialization and execution */
- /* Note: Variable divided by 2 to compensate partially */
- /* CPU processing cycles.*/
- wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
- 8006d68: 4b5c ldr r3, [pc, #368] @ (8006edc <HAL_COMP_Init+0x248>)
- 8006d6a: 681b ldr r3, [r3, #0]
- 8006d6c: 099b lsrs r3, r3, #6
- 8006d6e: 4a5c ldr r2, [pc, #368] @ (8006ee0 <HAL_COMP_Init+0x24c>)
- 8006d70: fba2 2303 umull r2, r3, r2, r3
- 8006d74: 099b lsrs r3, r3, #6
- 8006d76: 1c5a adds r2, r3, #1
- 8006d78: 4613 mov r3, r2
- 8006d7a: 009b lsls r3, r3, #2
- 8006d7c: 4413 add r3, r2
- 8006d7e: 009b lsls r3, r3, #2
- 8006d80: 60fb str r3, [r7, #12]
- while(wait_loop_index != 0UL)
- 8006d82: e002 b.n 8006d8a <HAL_COMP_Init+0xf6>
- {
- wait_loop_index --;
- 8006d84: 68fb ldr r3, [r7, #12]
- 8006d86: 3b01 subs r3, #1
- 8006d88: 60fb str r3, [r7, #12]
- while(wait_loop_index != 0UL)
- 8006d8a: 68fb ldr r3, [r7, #12]
- 8006d8c: 2b00 cmp r3, #0
- 8006d8e: d1f9 bne.n 8006d84 <HAL_COMP_Init+0xf0>
- }
- }
- /* Get the EXTI line corresponding to the selected COMP instance */
- exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
- 8006d90: 687b ldr r3, [r7, #4]
- 8006d92: 681b ldr r3, [r3, #0]
- 8006d94: 4a53 ldr r2, [pc, #332] @ (8006ee4 <HAL_COMP_Init+0x250>)
- 8006d96: 4293 cmp r3, r2
- 8006d98: d102 bne.n 8006da0 <HAL_COMP_Init+0x10c>
- 8006d9a: f44f 1380 mov.w r3, #1048576 @ 0x100000
- 8006d9e: e001 b.n 8006da4 <HAL_COMP_Init+0x110>
- 8006da0: f44f 1300 mov.w r3, #2097152 @ 0x200000
- 8006da4: 613b str r3, [r7, #16]
-
- /* Manage EXTI settings */
- if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
- 8006da6: 687b ldr r3, [r7, #4]
- 8006da8: 6a1b ldr r3, [r3, #32]
- 8006daa: f003 0303 and.w r3, r3, #3
- 8006dae: 2b00 cmp r3, #0
- 8006db0: d06d beq.n 8006e8e <HAL_COMP_Init+0x1fa>
- {
- /* Configure EXTI rising edge */
- if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
- 8006db2: 687b ldr r3, [r7, #4]
- 8006db4: 6a1b ldr r3, [r3, #32]
- 8006db6: f003 0310 and.w r3, r3, #16
- 8006dba: 2b00 cmp r3, #0
- 8006dbc: d008 beq.n 8006dd0 <HAL_COMP_Init+0x13c>
- {
- SET_BIT(EXTI->RTSR1, exti_line);
- 8006dbe: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006dc2: 681a ldr r2, [r3, #0]
- 8006dc4: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006dc8: 693b ldr r3, [r7, #16]
- 8006dca: 4313 orrs r3, r2
- 8006dcc: 600b str r3, [r1, #0]
- 8006dce: e008 b.n 8006de2 <HAL_COMP_Init+0x14e>
- }
- else
- {
- CLEAR_BIT(EXTI->RTSR1, exti_line);
- 8006dd0: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006dd4: 681a ldr r2, [r3, #0]
- 8006dd6: 693b ldr r3, [r7, #16]
- 8006dd8: 43db mvns r3, r3
- 8006dda: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006dde: 4013 ands r3, r2
- 8006de0: 600b str r3, [r1, #0]
- }
-
- /* Configure EXTI falling edge */
- if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
- 8006de2: 687b ldr r3, [r7, #4]
- 8006de4: 6a1b ldr r3, [r3, #32]
- 8006de6: f003 0320 and.w r3, r3, #32
- 8006dea: 2b00 cmp r3, #0
- 8006dec: d008 beq.n 8006e00 <HAL_COMP_Init+0x16c>
- {
- SET_BIT(EXTI->FTSR1, exti_line);
- 8006dee: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006df2: 685a ldr r2, [r3, #4]
- 8006df4: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006df8: 693b ldr r3, [r7, #16]
- 8006dfa: 4313 orrs r3, r2
- 8006dfc: 604b str r3, [r1, #4]
- 8006dfe: e008 b.n 8006e12 <HAL_COMP_Init+0x17e>
- }
- else
- {
- CLEAR_BIT(EXTI->FTSR1, exti_line);
- 8006e00: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006e04: 685a ldr r2, [r3, #4]
- 8006e06: 693b ldr r3, [r7, #16]
- 8006e08: 43db mvns r3, r3
- 8006e0a: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006e0e: 4013 ands r3, r2
- 8006e10: 604b str r3, [r1, #4]
- }
-
- #if !defined (CORE_CM4)
- /* Clear COMP EXTI pending bit (if any) */
- WRITE_REG(EXTI->PR1, exti_line);
- 8006e12: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 8006e16: 693b ldr r3, [r7, #16]
- 8006e18: f8c2 3088 str.w r3, [r2, #136] @ 0x88
- /* Configure EXTI event mode */
- if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
- 8006e1c: 687b ldr r3, [r7, #4]
- 8006e1e: 6a1b ldr r3, [r3, #32]
- 8006e20: f003 0302 and.w r3, r3, #2
- 8006e24: 2b00 cmp r3, #0
- 8006e26: d00a beq.n 8006e3e <HAL_COMP_Init+0x1aa>
- {
- SET_BIT(EXTI->EMR1, exti_line);
- 8006e28: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006e2c: f8d3 2084 ldr.w r2, [r3, #132] @ 0x84
- 8006e30: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006e34: 693b ldr r3, [r7, #16]
- 8006e36: 4313 orrs r3, r2
- 8006e38: f8c1 3084 str.w r3, [r1, #132] @ 0x84
- 8006e3c: e00a b.n 8006e54 <HAL_COMP_Init+0x1c0>
- }
- else
- {
- CLEAR_BIT(EXTI->EMR1, exti_line);
- 8006e3e: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006e42: f8d3 2084 ldr.w r2, [r3, #132] @ 0x84
- 8006e46: 693b ldr r3, [r7, #16]
- 8006e48: 43db mvns r3, r3
- 8006e4a: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006e4e: 4013 ands r3, r2
- 8006e50: f8c1 3084 str.w r3, [r1, #132] @ 0x84
- }
-
- /* Configure EXTI interrupt mode */
- if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
- 8006e54: 687b ldr r3, [r7, #4]
- 8006e56: 6a1b ldr r3, [r3, #32]
- 8006e58: f003 0301 and.w r3, r3, #1
- 8006e5c: 2b00 cmp r3, #0
- 8006e5e: d00a beq.n 8006e76 <HAL_COMP_Init+0x1e2>
- {
- SET_BIT(EXTI->IMR1, exti_line);
- 8006e60: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006e64: f8d3 2080 ldr.w r2, [r3, #128] @ 0x80
- 8006e68: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006e6c: 693b ldr r3, [r7, #16]
- 8006e6e: 4313 orrs r3, r2
- 8006e70: f8c1 3080 str.w r3, [r1, #128] @ 0x80
- 8006e74: e021 b.n 8006eba <HAL_COMP_Init+0x226>
- }
- else
- {
- CLEAR_BIT(EXTI->IMR1, exti_line);
- 8006e76: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006e7a: f8d3 2080 ldr.w r2, [r3, #128] @ 0x80
- 8006e7e: 693b ldr r3, [r7, #16]
- 8006e80: 43db mvns r3, r3
- 8006e82: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006e86: 4013 ands r3, r2
- 8006e88: f8c1 3080 str.w r3, [r1, #128] @ 0x80
- 8006e8c: e015 b.n 8006eba <HAL_COMP_Init+0x226>
- }
- }
- else
- {
- /* Disable EXTI event mode */
- CLEAR_BIT(EXTI->EMR1, exti_line);
- 8006e8e: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006e92: f8d3 2084 ldr.w r2, [r3, #132] @ 0x84
- 8006e96: 693b ldr r3, [r7, #16]
- 8006e98: 43db mvns r3, r3
- 8006e9a: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006e9e: 4013 ands r3, r2
- 8006ea0: f8c1 3084 str.w r3, [r1, #132] @ 0x84
-
- /* Disable EXTI interrupt mode */
- CLEAR_BIT(EXTI->IMR1, exti_line);
- 8006ea4: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 8006ea8: f8d3 2080 ldr.w r2, [r3, #128] @ 0x80
- 8006eac: 693b ldr r3, [r7, #16]
- 8006eae: 43db mvns r3, r3
- 8006eb0: f04f 41b0 mov.w r1, #1476395008 @ 0x58000000
- 8006eb4: 4013 ands r3, r2
- 8006eb6: f8c1 3080 str.w r3, [r1, #128] @ 0x80
- }
- #endif
- /* Set HAL COMP handle state */
- /* Note: Transition from state reset to state ready, */
- /* otherwise (coming from state ready or busy) no state update. */
- if (hcomp->State == HAL_COMP_STATE_RESET)
- 8006eba: 687b ldr r3, [r7, #4]
- 8006ebc: f893 3025 ldrb.w r3, [r3, #37] @ 0x25
- 8006ec0: b2db uxtb r3, r3
- 8006ec2: 2b00 cmp r3, #0
- 8006ec4: d103 bne.n 8006ece <HAL_COMP_Init+0x23a>
- {
-
- hcomp->State = HAL_COMP_STATE_READY;
- 8006ec6: 687b ldr r3, [r7, #4]
- 8006ec8: 2201 movs r2, #1
- 8006eca: f883 2025 strb.w r2, [r3, #37] @ 0x25
- }
-
- }
-
- return status;
- 8006ece: 7ffb ldrb r3, [r7, #31]
- }
- 8006ed0: 4618 mov r0, r3
- 8006ed2: 3720 adds r7, #32
- 8006ed4: 46bd mov sp, r7
- 8006ed6: bd80 pop {r7, pc}
- 8006ed8: f0e8cce1 .word 0xf0e8cce1
- 8006edc: 24000034 .word 0x24000034
- 8006ee0: 053e2d63 .word 0x053e2d63
- 8006ee4: 5800380c .word 0x5800380c
- 08006ee8 <HAL_COMP_Start>:
- * @brief Start the comparator.
- * @param hcomp COMP handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
- {
- 8006ee8: b480 push {r7}
- 8006eea: b085 sub sp, #20
- 8006eec: af00 add r7, sp, #0
- 8006eee: 6078 str r0, [r7, #4]
- __IO uint32_t wait_loop_index = 0UL;
- 8006ef0: 2300 movs r3, #0
- 8006ef2: 60bb str r3, [r7, #8]
- HAL_StatusTypeDef status = HAL_OK;
- 8006ef4: 2300 movs r3, #0
- 8006ef6: 73fb strb r3, [r7, #15]
-
- /* Check the COMP handle allocation and lock status */
- if(hcomp == NULL)
- 8006ef8: 687b ldr r3, [r7, #4]
- 8006efa: 2b00 cmp r3, #0
- 8006efc: d102 bne.n 8006f04 <HAL_COMP_Start+0x1c>
- {
- status = HAL_ERROR;
- 8006efe: 2301 movs r3, #1
- 8006f00: 73fb strb r3, [r7, #15]
- 8006f02: e030 b.n 8006f66 <HAL_COMP_Start+0x7e>
- }
- else if(__HAL_COMP_IS_LOCKED(hcomp))
- 8006f04: 687b ldr r3, [r7, #4]
- 8006f06: 681b ldr r3, [r3, #0]
- 8006f08: 681b ldr r3, [r3, #0]
- 8006f0a: f003 4300 and.w r3, r3, #2147483648 @ 0x80000000
- 8006f0e: f1b3 4f00 cmp.w r3, #2147483648 @ 0x80000000
- 8006f12: d102 bne.n 8006f1a <HAL_COMP_Start+0x32>
- {
- status = HAL_ERROR;
- 8006f14: 2301 movs r3, #1
- 8006f16: 73fb strb r3, [r7, #15]
- 8006f18: e025 b.n 8006f66 <HAL_COMP_Start+0x7e>
- else
- {
- /* Check the parameter */
- assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
- if(hcomp->State == HAL_COMP_STATE_READY)
- 8006f1a: 687b ldr r3, [r7, #4]
- 8006f1c: f893 3025 ldrb.w r3, [r3, #37] @ 0x25
- 8006f20: b2db uxtb r3, r3
- 8006f22: 2b01 cmp r3, #1
- 8006f24: d11d bne.n 8006f62 <HAL_COMP_Start+0x7a>
- {
- /* Enable the selected comparator */
- SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
- 8006f26: 687b ldr r3, [r7, #4]
- 8006f28: 681b ldr r3, [r3, #0]
- 8006f2a: 681a ldr r2, [r3, #0]
- 8006f2c: 687b ldr r3, [r7, #4]
- 8006f2e: 681b ldr r3, [r3, #0]
- 8006f30: f042 0201 orr.w r2, r2, #1
- 8006f34: 601a str r2, [r3, #0]
- /* Set HAL COMP handle state */
- hcomp->State = HAL_COMP_STATE_BUSY;
- 8006f36: 687b ldr r3, [r7, #4]
- 8006f38: 2202 movs r2, #2
- 8006f3a: f883 2025 strb.w r2, [r3, #37] @ 0x25
- /* Delay for COMP startup time */
- /* Wait loop initialization and execution */
- /* Note: Variable divided by 2 to compensate partially */
- /* CPU processing cycles. */
-
- wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
- 8006f3e: 4b0d ldr r3, [pc, #52] @ (8006f74 <HAL_COMP_Start+0x8c>)
- 8006f40: 681b ldr r3, [r3, #0]
- 8006f42: 099b lsrs r3, r3, #6
- 8006f44: 4a0c ldr r2, [pc, #48] @ (8006f78 <HAL_COMP_Start+0x90>)
- 8006f46: fba2 2303 umull r2, r3, r2, r3
- 8006f4a: 099b lsrs r3, r3, #6
- 8006f4c: 3301 adds r3, #1
- 8006f4e: 00db lsls r3, r3, #3
- 8006f50: 60bb str r3, [r7, #8]
- while(wait_loop_index != 0UL)
- 8006f52: e002 b.n 8006f5a <HAL_COMP_Start+0x72>
- {
- wait_loop_index--;
- 8006f54: 68bb ldr r3, [r7, #8]
- 8006f56: 3b01 subs r3, #1
- 8006f58: 60bb str r3, [r7, #8]
- while(wait_loop_index != 0UL)
- 8006f5a: 68bb ldr r3, [r7, #8]
- 8006f5c: 2b00 cmp r3, #0
- 8006f5e: d1f9 bne.n 8006f54 <HAL_COMP_Start+0x6c>
- 8006f60: e001 b.n 8006f66 <HAL_COMP_Start+0x7e>
- }
- }
- else
- {
- status = HAL_ERROR;
- 8006f62: 2301 movs r3, #1
- 8006f64: 73fb strb r3, [r7, #15]
- }
- }
- return status;
- 8006f66: 7bfb ldrb r3, [r7, #15]
- }
- 8006f68: 4618 mov r0, r3
- 8006f6a: 3714 adds r7, #20
- 8006f6c: 46bd mov sp, r7
- 8006f6e: f85d 7b04 ldr.w r7, [sp], #4
- 8006f72: 4770 bx lr
- 8006f74: 24000034 .word 0x24000034
- 8006f78: 053e2d63 .word 0x053e2d63
- 08006f7c <HAL_COMP_GetOutputLevel>:
- * @arg @ref COMP_OUTPUT_LEVEL_LOW
- * @arg @ref COMP_OUTPUT_LEVEL_HIGH
- *
- */
- uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
- {
- 8006f7c: b480 push {r7}
- 8006f7e: b083 sub sp, #12
- 8006f80: af00 add r7, sp, #0
- 8006f82: 6078 str r0, [r7, #4]
- /* Check the parameter */
- assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
-
- if (hcomp->Instance == COMP1)
- 8006f84: 687b ldr r3, [r7, #4]
- 8006f86: 681b ldr r3, [r3, #0]
- 8006f88: 4a09 ldr r2, [pc, #36] @ (8006fb0 <HAL_COMP_GetOutputLevel+0x34>)
- 8006f8a: 4293 cmp r3, r2
- 8006f8c: d104 bne.n 8006f98 <HAL_COMP_GetOutputLevel+0x1c>
- {
- return (uint32_t)(READ_BIT(COMP12->SR, COMP_SR_C1VAL));
- 8006f8e: 4b09 ldr r3, [pc, #36] @ (8006fb4 <HAL_COMP_GetOutputLevel+0x38>)
- 8006f90: 681b ldr r3, [r3, #0]
- 8006f92: f003 0301 and.w r3, r3, #1
- 8006f96: e004 b.n 8006fa2 <HAL_COMP_GetOutputLevel+0x26>
- }
- else
- {
- return (uint32_t)((READ_BIT(COMP12->SR, COMP_SR_C2VAL))>> 1UL);
- 8006f98: 4b06 ldr r3, [pc, #24] @ (8006fb4 <HAL_COMP_GetOutputLevel+0x38>)
- 8006f9a: 681b ldr r3, [r3, #0]
- 8006f9c: 085b lsrs r3, r3, #1
- 8006f9e: f003 0301 and.w r3, r3, #1
- }
- }
- 8006fa2: 4618 mov r0, r3
- 8006fa4: 370c adds r7, #12
- 8006fa6: 46bd mov sp, r7
- 8006fa8: f85d 7b04 ldr.w r7, [sp], #4
- 8006fac: 4770 bx lr
- 8006fae: bf00 nop
- 8006fb0: 5800380c .word 0x5800380c
- 8006fb4: 58003800 .word 0x58003800
- 08006fb8 <__NVIC_SetPriorityGrouping>:
- {
- 8006fb8: b480 push {r7}
- 8006fba: b085 sub sp, #20
- 8006fbc: af00 add r7, sp, #0
- 8006fbe: 6078 str r0, [r7, #4]
- uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
- 8006fc0: 687b ldr r3, [r7, #4]
- 8006fc2: f003 0307 and.w r3, r3, #7
- 8006fc6: 60fb str r3, [r7, #12]
- reg_value = SCB->AIRCR; /* read old register configuration */
- 8006fc8: 4b0b ldr r3, [pc, #44] @ (8006ff8 <__NVIC_SetPriorityGrouping+0x40>)
- 8006fca: 68db ldr r3, [r3, #12]
- 8006fcc: 60bb str r3, [r7, #8]
- reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
- 8006fce: 68ba ldr r2, [r7, #8]
- 8006fd0: f64f 03ff movw r3, #63743 @ 0xf8ff
- 8006fd4: 4013 ands r3, r2
- 8006fd6: 60bb str r3, [r7, #8]
- (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */
- 8006fd8: 68fb ldr r3, [r7, #12]
- 8006fda: 021a lsls r2, r3, #8
- ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
- 8006fdc: 68bb ldr r3, [r7, #8]
- 8006fde: 431a orrs r2, r3
- reg_value = (reg_value |
- 8006fe0: 4b06 ldr r3, [pc, #24] @ (8006ffc <__NVIC_SetPriorityGrouping+0x44>)
- 8006fe2: 4313 orrs r3, r2
- 8006fe4: 60bb str r3, [r7, #8]
- SCB->AIRCR = reg_value;
- 8006fe6: 4a04 ldr r2, [pc, #16] @ (8006ff8 <__NVIC_SetPriorityGrouping+0x40>)
- 8006fe8: 68bb ldr r3, [r7, #8]
- 8006fea: 60d3 str r3, [r2, #12]
- }
- 8006fec: bf00 nop
- 8006fee: 3714 adds r7, #20
- 8006ff0: 46bd mov sp, r7
- 8006ff2: f85d 7b04 ldr.w r7, [sp], #4
- 8006ff6: 4770 bx lr
- 8006ff8: e000ed00 .word 0xe000ed00
- 8006ffc: 05fa0000 .word 0x05fa0000
- 08007000 <__NVIC_GetPriorityGrouping>:
- {
- 8007000: b480 push {r7}
- 8007002: af00 add r7, sp, #0
- return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
- 8007004: 4b04 ldr r3, [pc, #16] @ (8007018 <__NVIC_GetPriorityGrouping+0x18>)
- 8007006: 68db ldr r3, [r3, #12]
- 8007008: 0a1b lsrs r3, r3, #8
- 800700a: f003 0307 and.w r3, r3, #7
- }
- 800700e: 4618 mov r0, r3
- 8007010: 46bd mov sp, r7
- 8007012: f85d 7b04 ldr.w r7, [sp], #4
- 8007016: 4770 bx lr
- 8007018: e000ed00 .word 0xe000ed00
- 0800701c <__NVIC_EnableIRQ>:
- {
- 800701c: b480 push {r7}
- 800701e: b083 sub sp, #12
- 8007020: af00 add r7, sp, #0
- 8007022: 4603 mov r3, r0
- 8007024: 80fb strh r3, [r7, #6]
- if ((int32_t)(IRQn) >= 0)
- 8007026: f9b7 3006 ldrsh.w r3, [r7, #6]
- 800702a: 2b00 cmp r3, #0
- 800702c: db0b blt.n 8007046 <__NVIC_EnableIRQ+0x2a>
- NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
- 800702e: 88fb ldrh r3, [r7, #6]
- 8007030: f003 021f and.w r2, r3, #31
- 8007034: 4907 ldr r1, [pc, #28] @ (8007054 <__NVIC_EnableIRQ+0x38>)
- 8007036: f9b7 3006 ldrsh.w r3, [r7, #6]
- 800703a: 095b lsrs r3, r3, #5
- 800703c: 2001 movs r0, #1
- 800703e: fa00 f202 lsl.w r2, r0, r2
- 8007042: f841 2023 str.w r2, [r1, r3, lsl #2]
- }
- 8007046: bf00 nop
- 8007048: 370c adds r7, #12
- 800704a: 46bd mov sp, r7
- 800704c: f85d 7b04 ldr.w r7, [sp], #4
- 8007050: 4770 bx lr
- 8007052: bf00 nop
- 8007054: e000e100 .word 0xe000e100
- 08007058 <__NVIC_SetPriority>:
- {
- 8007058: b480 push {r7}
- 800705a: b083 sub sp, #12
- 800705c: af00 add r7, sp, #0
- 800705e: 4603 mov r3, r0
- 8007060: 6039 str r1, [r7, #0]
- 8007062: 80fb strh r3, [r7, #6]
- if ((int32_t)(IRQn) >= 0)
- 8007064: f9b7 3006 ldrsh.w r3, [r7, #6]
- 8007068: 2b00 cmp r3, #0
- 800706a: db0a blt.n 8007082 <__NVIC_SetPriority+0x2a>
- NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
- 800706c: 683b ldr r3, [r7, #0]
- 800706e: b2da uxtb r2, r3
- 8007070: 490c ldr r1, [pc, #48] @ (80070a4 <__NVIC_SetPriority+0x4c>)
- 8007072: f9b7 3006 ldrsh.w r3, [r7, #6]
- 8007076: 0112 lsls r2, r2, #4
- 8007078: b2d2 uxtb r2, r2
- 800707a: 440b add r3, r1
- 800707c: f883 2300 strb.w r2, [r3, #768] @ 0x300
- }
- 8007080: e00a b.n 8007098 <__NVIC_SetPriority+0x40>
- SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
- 8007082: 683b ldr r3, [r7, #0]
- 8007084: b2da uxtb r2, r3
- 8007086: 4908 ldr r1, [pc, #32] @ (80070a8 <__NVIC_SetPriority+0x50>)
- 8007088: 88fb ldrh r3, [r7, #6]
- 800708a: f003 030f and.w r3, r3, #15
- 800708e: 3b04 subs r3, #4
- 8007090: 0112 lsls r2, r2, #4
- 8007092: b2d2 uxtb r2, r2
- 8007094: 440b add r3, r1
- 8007096: 761a strb r2, [r3, #24]
- }
- 8007098: bf00 nop
- 800709a: 370c adds r7, #12
- 800709c: 46bd mov sp, r7
- 800709e: f85d 7b04 ldr.w r7, [sp], #4
- 80070a2: 4770 bx lr
- 80070a4: e000e100 .word 0xe000e100
- 80070a8: e000ed00 .word 0xe000ed00
- 080070ac <NVIC_EncodePriority>:
- {
- 80070ac: b480 push {r7}
- 80070ae: b089 sub sp, #36 @ 0x24
- 80070b0: af00 add r7, sp, #0
- 80070b2: 60f8 str r0, [r7, #12]
- 80070b4: 60b9 str r1, [r7, #8]
- 80070b6: 607a str r2, [r7, #4]
- uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
- 80070b8: 68fb ldr r3, [r7, #12]
- 80070ba: f003 0307 and.w r3, r3, #7
- 80070be: 61fb str r3, [r7, #28]
- PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
- 80070c0: 69fb ldr r3, [r7, #28]
- 80070c2: f1c3 0307 rsb r3, r3, #7
- 80070c6: 2b04 cmp r3, #4
- 80070c8: bf28 it cs
- 80070ca: 2304 movcs r3, #4
- 80070cc: 61bb str r3, [r7, #24]
- SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
- 80070ce: 69fb ldr r3, [r7, #28]
- 80070d0: 3304 adds r3, #4
- 80070d2: 2b06 cmp r3, #6
- 80070d4: d902 bls.n 80070dc <NVIC_EncodePriority+0x30>
- 80070d6: 69fb ldr r3, [r7, #28]
- 80070d8: 3b03 subs r3, #3
- 80070da: e000 b.n 80070de <NVIC_EncodePriority+0x32>
- 80070dc: 2300 movs r3, #0
- 80070de: 617b str r3, [r7, #20]
- ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
- 80070e0: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
- 80070e4: 69bb ldr r3, [r7, #24]
- 80070e6: fa02 f303 lsl.w r3, r2, r3
- 80070ea: 43da mvns r2, r3
- 80070ec: 68bb ldr r3, [r7, #8]
- 80070ee: 401a ands r2, r3
- 80070f0: 697b ldr r3, [r7, #20]
- 80070f2: 409a lsls r2, r3
- ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
- 80070f4: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
- 80070f8: 697b ldr r3, [r7, #20]
- 80070fa: fa01 f303 lsl.w r3, r1, r3
- 80070fe: 43d9 mvns r1, r3
- 8007100: 687b ldr r3, [r7, #4]
- 8007102: 400b ands r3, r1
- ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
- 8007104: 4313 orrs r3, r2
- }
- 8007106: 4618 mov r0, r3
- 8007108: 3724 adds r7, #36 @ 0x24
- 800710a: 46bd mov sp, r7
- 800710c: f85d 7b04 ldr.w r7, [sp], #4
- 8007110: 4770 bx lr
- 08007112 <HAL_NVIC_SetPriorityGrouping>:
- * @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
- * The pending IRQ priority will be managed only by the subpriority.
- * @retval None
- */
- void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
- {
- 8007112: b580 push {r7, lr}
- 8007114: b082 sub sp, #8
- 8007116: af00 add r7, sp, #0
- 8007118: 6078 str r0, [r7, #4]
- /* Check the parameters */
- assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
- /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
- NVIC_SetPriorityGrouping(PriorityGroup);
- 800711a: 6878 ldr r0, [r7, #4]
- 800711c: f7ff ff4c bl 8006fb8 <__NVIC_SetPriorityGrouping>
- }
- 8007120: bf00 nop
- 8007122: 3708 adds r7, #8
- 8007124: 46bd mov sp, r7
- 8007126: bd80 pop {r7, pc}
- 08007128 <HAL_NVIC_SetPriority>:
- * This parameter can be a value between 0 and 15
- * A lower priority value indicates a higher priority.
- * @retval None
- */
- void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
- {
- 8007128: b580 push {r7, lr}
- 800712a: b086 sub sp, #24
- 800712c: af00 add r7, sp, #0
- 800712e: 4603 mov r3, r0
- 8007130: 60b9 str r1, [r7, #8]
- 8007132: 607a str r2, [r7, #4]
- 8007134: 81fb strh r3, [r7, #14]
- /* Check the parameters */
- assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
- assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
- prioritygroup = NVIC_GetPriorityGrouping();
- 8007136: f7ff ff63 bl 8007000 <__NVIC_GetPriorityGrouping>
- 800713a: 6178 str r0, [r7, #20]
- NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
- 800713c: 687a ldr r2, [r7, #4]
- 800713e: 68b9 ldr r1, [r7, #8]
- 8007140: 6978 ldr r0, [r7, #20]
- 8007142: f7ff ffb3 bl 80070ac <NVIC_EncodePriority>
- 8007146: 4602 mov r2, r0
- 8007148: f9b7 300e ldrsh.w r3, [r7, #14]
- 800714c: 4611 mov r1, r2
- 800714e: 4618 mov r0, r3
- 8007150: f7ff ff82 bl 8007058 <__NVIC_SetPriority>
- }
- 8007154: bf00 nop
- 8007156: 3718 adds r7, #24
- 8007158: 46bd mov sp, r7
- 800715a: bd80 pop {r7, pc}
- 0800715c <HAL_NVIC_EnableIRQ>:
- * This parameter can be an enumerator of IRQn_Type enumeration
- * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
- * @retval None
- */
- void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
- {
- 800715c: b580 push {r7, lr}
- 800715e: b082 sub sp, #8
- 8007160: af00 add r7, sp, #0
- 8007162: 4603 mov r3, r0
- 8007164: 80fb strh r3, [r7, #6]
- /* Check the parameters */
- assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
- /* Enable interrupt */
- NVIC_EnableIRQ(IRQn);
- 8007166: f9b7 3006 ldrsh.w r3, [r7, #6]
- 800716a: 4618 mov r0, r3
- 800716c: f7ff ff56 bl 800701c <__NVIC_EnableIRQ>
- }
- 8007170: bf00 nop
- 8007172: 3708 adds r7, #8
- 8007174: 46bd mov sp, r7
- 8007176: bd80 pop {r7, pc}
- 08007178 <HAL_MPU_Disable>:
- /**
- * @brief Disables the MPU
- * @retval None
- */
- void HAL_MPU_Disable(void)
- {
- 8007178: b480 push {r7}
- 800717a: af00 add r7, sp, #0
- __ASM volatile ("dmb 0xF":::"memory");
- 800717c: f3bf 8f5f dmb sy
- }
- 8007180: bf00 nop
- /* Make sure outstanding transfers are done */
- __DMB();
- /* Disable fault exceptions */
- SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
- 8007182: 4b07 ldr r3, [pc, #28] @ (80071a0 <HAL_MPU_Disable+0x28>)
- 8007184: 6a5b ldr r3, [r3, #36] @ 0x24
- 8007186: 4a06 ldr r2, [pc, #24] @ (80071a0 <HAL_MPU_Disable+0x28>)
- 8007188: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800718c: 6253 str r3, [r2, #36] @ 0x24
- /* Disable the MPU and clear the control register*/
- MPU->CTRL = 0;
- 800718e: 4b05 ldr r3, [pc, #20] @ (80071a4 <HAL_MPU_Disable+0x2c>)
- 8007190: 2200 movs r2, #0
- 8007192: 605a str r2, [r3, #4]
- }
- 8007194: bf00 nop
- 8007196: 46bd mov sp, r7
- 8007198: f85d 7b04 ldr.w r7, [sp], #4
- 800719c: 4770 bx lr
- 800719e: bf00 nop
- 80071a0: e000ed00 .word 0xe000ed00
- 80071a4: e000ed90 .word 0xe000ed90
- 080071a8 <HAL_MPU_Enable>:
- * @arg MPU_PRIVILEGED_DEFAULT
- * @arg MPU_HFNMI_PRIVDEF
- * @retval None
- */
- void HAL_MPU_Enable(uint32_t MPU_Control)
- {
- 80071a8: b480 push {r7}
- 80071aa: b083 sub sp, #12
- 80071ac: af00 add r7, sp, #0
- 80071ae: 6078 str r0, [r7, #4]
- /* Enable the MPU */
- MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
- 80071b0: 4a0b ldr r2, [pc, #44] @ (80071e0 <HAL_MPU_Enable+0x38>)
- 80071b2: 687b ldr r3, [r7, #4]
- 80071b4: f043 0301 orr.w r3, r3, #1
- 80071b8: 6053 str r3, [r2, #4]
- /* Enable fault exceptions */
- SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
- 80071ba: 4b0a ldr r3, [pc, #40] @ (80071e4 <HAL_MPU_Enable+0x3c>)
- 80071bc: 6a5b ldr r3, [r3, #36] @ 0x24
- 80071be: 4a09 ldr r2, [pc, #36] @ (80071e4 <HAL_MPU_Enable+0x3c>)
- 80071c0: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 80071c4: 6253 str r3, [r2, #36] @ 0x24
- __ASM volatile ("dsb 0xF":::"memory");
- 80071c6: f3bf 8f4f dsb sy
- }
- 80071ca: bf00 nop
- __ASM volatile ("isb 0xF":::"memory");
- 80071cc: f3bf 8f6f isb sy
- }
- 80071d0: bf00 nop
- /* Ensure MPU setting take effects */
- __DSB();
- __ISB();
- }
- 80071d2: bf00 nop
- 80071d4: 370c adds r7, #12
- 80071d6: 46bd mov sp, r7
- 80071d8: f85d 7b04 ldr.w r7, [sp], #4
- 80071dc: 4770 bx lr
- 80071de: bf00 nop
- 80071e0: e000ed90 .word 0xe000ed90
- 80071e4: e000ed00 .word 0xe000ed00
- 080071e8 <HAL_MPU_ConfigRegion>:
- * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
- * the initialization and configuration information.
- * @retval None
- */
- void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
- {
- 80071e8: b480 push {r7}
- 80071ea: b083 sub sp, #12
- 80071ec: af00 add r7, sp, #0
- 80071ee: 6078 str r0, [r7, #4]
- assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
- assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
- assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
- /* Set the Region number */
- MPU->RNR = MPU_Init->Number;
- 80071f0: 687b ldr r3, [r7, #4]
- 80071f2: 785a ldrb r2, [r3, #1]
- 80071f4: 4b1b ldr r3, [pc, #108] @ (8007264 <HAL_MPU_ConfigRegion+0x7c>)
- 80071f6: 609a str r2, [r3, #8]
- /* Disable the Region */
- CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
- 80071f8: 4b1a ldr r3, [pc, #104] @ (8007264 <HAL_MPU_ConfigRegion+0x7c>)
- 80071fa: 691b ldr r3, [r3, #16]
- 80071fc: 4a19 ldr r2, [pc, #100] @ (8007264 <HAL_MPU_ConfigRegion+0x7c>)
- 80071fe: f023 0301 bic.w r3, r3, #1
- 8007202: 6113 str r3, [r2, #16]
- /* Apply configuration */
- MPU->RBAR = MPU_Init->BaseAddress;
- 8007204: 4a17 ldr r2, [pc, #92] @ (8007264 <HAL_MPU_ConfigRegion+0x7c>)
- 8007206: 687b ldr r3, [r7, #4]
- 8007208: 685b ldr r3, [r3, #4]
- 800720a: 60d3 str r3, [r2, #12]
- MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) |
- 800720c: 687b ldr r3, [r7, #4]
- 800720e: 7b1b ldrb r3, [r3, #12]
- 8007210: 071a lsls r2, r3, #28
- ((uint32_t)MPU_Init->AccessPermission << MPU_RASR_AP_Pos) |
- 8007212: 687b ldr r3, [r7, #4]
- 8007214: 7adb ldrb r3, [r3, #11]
- 8007216: 061b lsls r3, r3, #24
- MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) |
- 8007218: 431a orrs r2, r3
- ((uint32_t)MPU_Init->TypeExtField << MPU_RASR_TEX_Pos) |
- 800721a: 687b ldr r3, [r7, #4]
- 800721c: 7a9b ldrb r3, [r3, #10]
- 800721e: 04db lsls r3, r3, #19
- ((uint32_t)MPU_Init->AccessPermission << MPU_RASR_AP_Pos) |
- 8007220: 431a orrs r2, r3
- ((uint32_t)MPU_Init->IsShareable << MPU_RASR_S_Pos) |
- 8007222: 687b ldr r3, [r7, #4]
- 8007224: 7b5b ldrb r3, [r3, #13]
- 8007226: 049b lsls r3, r3, #18
- ((uint32_t)MPU_Init->TypeExtField << MPU_RASR_TEX_Pos) |
- 8007228: 431a orrs r2, r3
- ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) |
- 800722a: 687b ldr r3, [r7, #4]
- 800722c: 7b9b ldrb r3, [r3, #14]
- 800722e: 045b lsls r3, r3, #17
- ((uint32_t)MPU_Init->IsShareable << MPU_RASR_S_Pos) |
- 8007230: 431a orrs r2, r3
- ((uint32_t)MPU_Init->IsBufferable << MPU_RASR_B_Pos) |
- 8007232: 687b ldr r3, [r7, #4]
- 8007234: 7bdb ldrb r3, [r3, #15]
- 8007236: 041b lsls r3, r3, #16
- ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) |
- 8007238: 431a orrs r2, r3
- ((uint32_t)MPU_Init->SubRegionDisable << MPU_RASR_SRD_Pos) |
- 800723a: 687b ldr r3, [r7, #4]
- 800723c: 7a5b ldrb r3, [r3, #9]
- 800723e: 021b lsls r3, r3, #8
- ((uint32_t)MPU_Init->IsBufferable << MPU_RASR_B_Pos) |
- 8007240: 431a orrs r2, r3
- ((uint32_t)MPU_Init->Size << MPU_RASR_SIZE_Pos) |
- 8007242: 687b ldr r3, [r7, #4]
- 8007244: 7a1b ldrb r3, [r3, #8]
- 8007246: 005b lsls r3, r3, #1
- ((uint32_t)MPU_Init->SubRegionDisable << MPU_RASR_SRD_Pos) |
- 8007248: 4313 orrs r3, r2
- ((uint32_t)MPU_Init->Enable << MPU_RASR_ENABLE_Pos);
- 800724a: 687a ldr r2, [r7, #4]
- 800724c: 7812 ldrb r2, [r2, #0]
- 800724e: 4611 mov r1, r2
- MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) |
- 8007250: 4a04 ldr r2, [pc, #16] @ (8007264 <HAL_MPU_ConfigRegion+0x7c>)
- ((uint32_t)MPU_Init->Size << MPU_RASR_SIZE_Pos) |
- 8007252: 430b orrs r3, r1
- MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) |
- 8007254: 6113 str r3, [r2, #16]
- }
- 8007256: bf00 nop
- 8007258: 370c adds r7, #12
- 800725a: 46bd mov sp, r7
- 800725c: f85d 7b04 ldr.w r7, [sp], #4
- 8007260: 4770 bx lr
- 8007262: bf00 nop
- 8007264: e000ed90 .word 0xe000ed90
- 08007268 <HAL_CRC_Init>:
- * parameters in the CRC_InitTypeDef and create the associated handle.
- * @param hcrc CRC handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
- {
- 8007268: b580 push {r7, lr}
- 800726a: b082 sub sp, #8
- 800726c: af00 add r7, sp, #0
- 800726e: 6078 str r0, [r7, #4]
- /* Check the CRC handle allocation */
- if (hcrc == NULL)
- 8007270: 687b ldr r3, [r7, #4]
- 8007272: 2b00 cmp r3, #0
- 8007274: d101 bne.n 800727a <HAL_CRC_Init+0x12>
- {
- return HAL_ERROR;
- 8007276: 2301 movs r3, #1
- 8007278: e054 b.n 8007324 <HAL_CRC_Init+0xbc>
- }
- /* Check the parameters */
- assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
- if (hcrc->State == HAL_CRC_STATE_RESET)
- 800727a: 687b ldr r3, [r7, #4]
- 800727c: 7f5b ldrb r3, [r3, #29]
- 800727e: b2db uxtb r3, r3
- 8007280: 2b00 cmp r3, #0
- 8007282: d105 bne.n 8007290 <HAL_CRC_Init+0x28>
- {
- /* Allocate lock resource and initialize it */
- hcrc->Lock = HAL_UNLOCKED;
- 8007284: 687b ldr r3, [r7, #4]
- 8007286: 2200 movs r2, #0
- 8007288: 771a strb r2, [r3, #28]
- /* Init the low level hardware */
- HAL_CRC_MspInit(hcrc);
- 800728a: 6878 ldr r0, [r7, #4]
- 800728c: f7fc fad8 bl 8003840 <HAL_CRC_MspInit>
- }
- hcrc->State = HAL_CRC_STATE_BUSY;
- 8007290: 687b ldr r3, [r7, #4]
- 8007292: 2202 movs r2, #2
- 8007294: 775a strb r2, [r3, #29]
- /* check whether or not non-default generating polynomial has been
- * picked up by user */
- assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
- if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
- 8007296: 687b ldr r3, [r7, #4]
- 8007298: 791b ldrb r3, [r3, #4]
- 800729a: 2b00 cmp r3, #0
- 800729c: d10c bne.n 80072b8 <HAL_CRC_Init+0x50>
- {
- /* initialize peripheral with default generating polynomial */
- WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
- 800729e: 687b ldr r3, [r7, #4]
- 80072a0: 681b ldr r3, [r3, #0]
- 80072a2: 4a22 ldr r2, [pc, #136] @ (800732c <HAL_CRC_Init+0xc4>)
- 80072a4: 615a str r2, [r3, #20]
- MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
- 80072a6: 687b ldr r3, [r7, #4]
- 80072a8: 681b ldr r3, [r3, #0]
- 80072aa: 689a ldr r2, [r3, #8]
- 80072ac: 687b ldr r3, [r7, #4]
- 80072ae: 681b ldr r3, [r3, #0]
- 80072b0: f022 0218 bic.w r2, r2, #24
- 80072b4: 609a str r2, [r3, #8]
- 80072b6: e00c b.n 80072d2 <HAL_CRC_Init+0x6a>
- }
- else
- {
- /* initialize CRC peripheral with generating polynomial defined by user */
- if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
- 80072b8: 687b ldr r3, [r7, #4]
- 80072ba: 6899 ldr r1, [r3, #8]
- 80072bc: 687b ldr r3, [r7, #4]
- 80072be: 68db ldr r3, [r3, #12]
- 80072c0: 461a mov r2, r3
- 80072c2: 6878 ldr r0, [r7, #4]
- 80072c4: f000 f948 bl 8007558 <HAL_CRCEx_Polynomial_Set>
- 80072c8: 4603 mov r3, r0
- 80072ca: 2b00 cmp r3, #0
- 80072cc: d001 beq.n 80072d2 <HAL_CRC_Init+0x6a>
- {
- return HAL_ERROR;
- 80072ce: 2301 movs r3, #1
- 80072d0: e028 b.n 8007324 <HAL_CRC_Init+0xbc>
- }
- /* check whether or not non-default CRC initial value has been
- * picked up by user */
- assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
- if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
- 80072d2: 687b ldr r3, [r7, #4]
- 80072d4: 795b ldrb r3, [r3, #5]
- 80072d6: 2b00 cmp r3, #0
- 80072d8: d105 bne.n 80072e6 <HAL_CRC_Init+0x7e>
- {
- WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
- 80072da: 687b ldr r3, [r7, #4]
- 80072dc: 681b ldr r3, [r3, #0]
- 80072de: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
- 80072e2: 611a str r2, [r3, #16]
- 80072e4: e004 b.n 80072f0 <HAL_CRC_Init+0x88>
- }
- else
- {
- WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
- 80072e6: 687b ldr r3, [r7, #4]
- 80072e8: 681b ldr r3, [r3, #0]
- 80072ea: 687a ldr r2, [r7, #4]
- 80072ec: 6912 ldr r2, [r2, #16]
- 80072ee: 611a str r2, [r3, #16]
- }
- /* set input data inversion mode */
- assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
- MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
- 80072f0: 687b ldr r3, [r7, #4]
- 80072f2: 681b ldr r3, [r3, #0]
- 80072f4: 689b ldr r3, [r3, #8]
- 80072f6: f023 0160 bic.w r1, r3, #96 @ 0x60
- 80072fa: 687b ldr r3, [r7, #4]
- 80072fc: 695a ldr r2, [r3, #20]
- 80072fe: 687b ldr r3, [r7, #4]
- 8007300: 681b ldr r3, [r3, #0]
- 8007302: 430a orrs r2, r1
- 8007304: 609a str r2, [r3, #8]
- /* set output data inversion mode */
- assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
- MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
- 8007306: 687b ldr r3, [r7, #4]
- 8007308: 681b ldr r3, [r3, #0]
- 800730a: 689b ldr r3, [r3, #8]
- 800730c: f023 0180 bic.w r1, r3, #128 @ 0x80
- 8007310: 687b ldr r3, [r7, #4]
- 8007312: 699a ldr r2, [r3, #24]
- 8007314: 687b ldr r3, [r7, #4]
- 8007316: 681b ldr r3, [r3, #0]
- 8007318: 430a orrs r2, r1
- 800731a: 609a str r2, [r3, #8]
- /* makes sure the input data format (bytes, halfwords or words stream)
- * is properly specified by user */
- assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
- /* Change CRC peripheral state */
- hcrc->State = HAL_CRC_STATE_READY;
- 800731c: 687b ldr r3, [r7, #4]
- 800731e: 2201 movs r2, #1
- 8007320: 775a strb r2, [r3, #29]
- /* Return function status */
- return HAL_OK;
- 8007322: 2300 movs r3, #0
- }
- 8007324: 4618 mov r0, r3
- 8007326: 3708 adds r7, #8
- 8007328: 46bd mov sp, r7
- 800732a: bd80 pop {r7, pc}
- 800732c: 04c11db7 .word 0x04c11db7
- 08007330 <HAL_CRC_Calculate>:
- * and the API will internally adjust its input data processing based on the
- * handle field hcrc->InputDataFormat.
- * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
- */
- uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
- {
- 8007330: b580 push {r7, lr}
- 8007332: b086 sub sp, #24
- 8007334: af00 add r7, sp, #0
- 8007336: 60f8 str r0, [r7, #12]
- 8007338: 60b9 str r1, [r7, #8]
- 800733a: 607a str r2, [r7, #4]
- uint32_t index; /* CRC input data buffer index */
- uint32_t temp = 0U; /* CRC output (read from hcrc->Instance->DR register) */
- 800733c: 2300 movs r3, #0
- 800733e: 613b str r3, [r7, #16]
- /* Change CRC peripheral state */
- hcrc->State = HAL_CRC_STATE_BUSY;
- 8007340: 68fb ldr r3, [r7, #12]
- 8007342: 2202 movs r2, #2
- 8007344: 775a strb r2, [r3, #29]
- /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
- * written in hcrc->Instance->DR) */
- __HAL_CRC_DR_RESET(hcrc);
- 8007346: 68fb ldr r3, [r7, #12]
- 8007348: 681b ldr r3, [r3, #0]
- 800734a: 689a ldr r2, [r3, #8]
- 800734c: 68fb ldr r3, [r7, #12]
- 800734e: 681b ldr r3, [r3, #0]
- 8007350: f042 0201 orr.w r2, r2, #1
- 8007354: 609a str r2, [r3, #8]
- switch (hcrc->InputDataFormat)
- 8007356: 68fb ldr r3, [r7, #12]
- 8007358: 6a1b ldr r3, [r3, #32]
- 800735a: 2b03 cmp r3, #3
- 800735c: d006 beq.n 800736c <HAL_CRC_Calculate+0x3c>
- 800735e: 2b03 cmp r3, #3
- 8007360: d829 bhi.n 80073b6 <HAL_CRC_Calculate+0x86>
- 8007362: 2b01 cmp r3, #1
- 8007364: d019 beq.n 800739a <HAL_CRC_Calculate+0x6a>
- 8007366: 2b02 cmp r3, #2
- 8007368: d01e beq.n 80073a8 <HAL_CRC_Calculate+0x78>
- /* Specific 16-bit input data handling */
- temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength); /* Derogation MisraC2012 R.11.5 */
- break;
- default:
- break;
- 800736a: e024 b.n 80073b6 <HAL_CRC_Calculate+0x86>
- for (index = 0U; index < BufferLength; index++)
- 800736c: 2300 movs r3, #0
- 800736e: 617b str r3, [r7, #20]
- 8007370: e00a b.n 8007388 <HAL_CRC_Calculate+0x58>
- hcrc->Instance->DR = pBuffer[index];
- 8007372: 697b ldr r3, [r7, #20]
- 8007374: 009b lsls r3, r3, #2
- 8007376: 68ba ldr r2, [r7, #8]
- 8007378: 441a add r2, r3
- 800737a: 68fb ldr r3, [r7, #12]
- 800737c: 681b ldr r3, [r3, #0]
- 800737e: 6812 ldr r2, [r2, #0]
- 8007380: 601a str r2, [r3, #0]
- for (index = 0U; index < BufferLength; index++)
- 8007382: 697b ldr r3, [r7, #20]
- 8007384: 3301 adds r3, #1
- 8007386: 617b str r3, [r7, #20]
- 8007388: 697a ldr r2, [r7, #20]
- 800738a: 687b ldr r3, [r7, #4]
- 800738c: 429a cmp r2, r3
- 800738e: d3f0 bcc.n 8007372 <HAL_CRC_Calculate+0x42>
- temp = hcrc->Instance->DR;
- 8007390: 68fb ldr r3, [r7, #12]
- 8007392: 681b ldr r3, [r3, #0]
- 8007394: 681b ldr r3, [r3, #0]
- 8007396: 613b str r3, [r7, #16]
- break;
- 8007398: e00e b.n 80073b8 <HAL_CRC_Calculate+0x88>
- temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
- 800739a: 687a ldr r2, [r7, #4]
- 800739c: 68b9 ldr r1, [r7, #8]
- 800739e: 68f8 ldr r0, [r7, #12]
- 80073a0: f000 f812 bl 80073c8 <CRC_Handle_8>
- 80073a4: 6138 str r0, [r7, #16]
- break;
- 80073a6: e007 b.n 80073b8 <HAL_CRC_Calculate+0x88>
- temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength); /* Derogation MisraC2012 R.11.5 */
- 80073a8: 687a ldr r2, [r7, #4]
- 80073aa: 68b9 ldr r1, [r7, #8]
- 80073ac: 68f8 ldr r0, [r7, #12]
- 80073ae: f000 f899 bl 80074e4 <CRC_Handle_16>
- 80073b2: 6138 str r0, [r7, #16]
- break;
- 80073b4: e000 b.n 80073b8 <HAL_CRC_Calculate+0x88>
- break;
- 80073b6: bf00 nop
- }
- /* Change CRC peripheral state */
- hcrc->State = HAL_CRC_STATE_READY;
- 80073b8: 68fb ldr r3, [r7, #12]
- 80073ba: 2201 movs r2, #1
- 80073bc: 775a strb r2, [r3, #29]
- /* Return the CRC computed value */
- return temp;
- 80073be: 693b ldr r3, [r7, #16]
- }
- 80073c0: 4618 mov r0, r3
- 80073c2: 3718 adds r7, #24
- 80073c4: 46bd mov sp, r7
- 80073c6: bd80 pop {r7, pc}
- 080073c8 <CRC_Handle_8>:
- * @param pBuffer pointer to the input data buffer
- * @param BufferLength input data buffer length
- * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
- */
- static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
- {
- 80073c8: b480 push {r7}
- 80073ca: b089 sub sp, #36 @ 0x24
- 80073cc: af00 add r7, sp, #0
- 80073ce: 60f8 str r0, [r7, #12]
- 80073d0: 60b9 str r1, [r7, #8]
- 80073d2: 607a str r2, [r7, #4]
- __IO uint16_t *pReg;
- /* Processing time optimization: 4 bytes are entered in a row with a single word write,
- * last bytes must be carefully fed to the CRC calculator to ensure a correct type
- * handling by the peripheral */
- for (i = 0U; i < (BufferLength / 4U); i++)
- 80073d4: 2300 movs r3, #0
- 80073d6: 61fb str r3, [r7, #28]
- 80073d8: e023 b.n 8007422 <CRC_Handle_8+0x5a>
- {
- hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
- 80073da: 69fb ldr r3, [r7, #28]
- 80073dc: 009b lsls r3, r3, #2
- 80073de: 68ba ldr r2, [r7, #8]
- 80073e0: 4413 add r3, r2
- 80073e2: 781b ldrb r3, [r3, #0]
- 80073e4: 061a lsls r2, r3, #24
- ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
- 80073e6: 69fb ldr r3, [r7, #28]
- 80073e8: 009b lsls r3, r3, #2
- 80073ea: 3301 adds r3, #1
- 80073ec: 68b9 ldr r1, [r7, #8]
- 80073ee: 440b add r3, r1
- 80073f0: 781b ldrb r3, [r3, #0]
- 80073f2: 041b lsls r3, r3, #16
- hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
- 80073f4: 431a orrs r2, r3
- ((uint32_t)pBuffer[(4U * i) + 2U] << 8U) | \
- 80073f6: 69fb ldr r3, [r7, #28]
- 80073f8: 009b lsls r3, r3, #2
- 80073fa: 3302 adds r3, #2
- 80073fc: 68b9 ldr r1, [r7, #8]
- 80073fe: 440b add r3, r1
- 8007400: 781b ldrb r3, [r3, #0]
- 8007402: 021b lsls r3, r3, #8
- ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
- 8007404: 431a orrs r2, r3
- (uint32_t)pBuffer[(4U * i) + 3U];
- 8007406: 69fb ldr r3, [r7, #28]
- 8007408: 009b lsls r3, r3, #2
- 800740a: 3303 adds r3, #3
- 800740c: 68b9 ldr r1, [r7, #8]
- 800740e: 440b add r3, r1
- 8007410: 781b ldrb r3, [r3, #0]
- 8007412: 4619 mov r1, r3
- hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
- 8007414: 68fb ldr r3, [r7, #12]
- 8007416: 681b ldr r3, [r3, #0]
- ((uint32_t)pBuffer[(4U * i) + 2U] << 8U) | \
- 8007418: 430a orrs r2, r1
- hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
- 800741a: 601a str r2, [r3, #0]
- for (i = 0U; i < (BufferLength / 4U); i++)
- 800741c: 69fb ldr r3, [r7, #28]
- 800741e: 3301 adds r3, #1
- 8007420: 61fb str r3, [r7, #28]
- 8007422: 687b ldr r3, [r7, #4]
- 8007424: 089b lsrs r3, r3, #2
- 8007426: 69fa ldr r2, [r7, #28]
- 8007428: 429a cmp r2, r3
- 800742a: d3d6 bcc.n 80073da <CRC_Handle_8+0x12>
- }
- /* last bytes specific handling */
- if ((BufferLength % 4U) != 0U)
- 800742c: 687b ldr r3, [r7, #4]
- 800742e: f003 0303 and.w r3, r3, #3
- 8007432: 2b00 cmp r3, #0
- 8007434: d04d beq.n 80074d2 <CRC_Handle_8+0x10a>
- {
- if ((BufferLength % 4U) == 1U)
- 8007436: 687b ldr r3, [r7, #4]
- 8007438: f003 0303 and.w r3, r3, #3
- 800743c: 2b01 cmp r3, #1
- 800743e: d107 bne.n 8007450 <CRC_Handle_8+0x88>
- {
- *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i]; /* Derogation MisraC2012 R.11.5 */
- 8007440: 69fb ldr r3, [r7, #28]
- 8007442: 009b lsls r3, r3, #2
- 8007444: 68ba ldr r2, [r7, #8]
- 8007446: 4413 add r3, r2
- 8007448: 68fa ldr r2, [r7, #12]
- 800744a: 6812 ldr r2, [r2, #0]
- 800744c: 781b ldrb r3, [r3, #0]
- 800744e: 7013 strb r3, [r2, #0]
- }
- if ((BufferLength % 4U) == 2U)
- 8007450: 687b ldr r3, [r7, #4]
- 8007452: f003 0303 and.w r3, r3, #3
- 8007456: 2b02 cmp r3, #2
- 8007458: d116 bne.n 8007488 <CRC_Handle_8+0xc0>
- {
- data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
- 800745a: 69fb ldr r3, [r7, #28]
- 800745c: 009b lsls r3, r3, #2
- 800745e: 68ba ldr r2, [r7, #8]
- 8007460: 4413 add r3, r2
- 8007462: 781b ldrb r3, [r3, #0]
- 8007464: 021b lsls r3, r3, #8
- 8007466: b21a sxth r2, r3
- 8007468: 69fb ldr r3, [r7, #28]
- 800746a: 009b lsls r3, r3, #2
- 800746c: 3301 adds r3, #1
- 800746e: 68b9 ldr r1, [r7, #8]
- 8007470: 440b add r3, r1
- 8007472: 781b ldrb r3, [r3, #0]
- 8007474: b21b sxth r3, r3
- 8007476: 4313 orrs r3, r2
- 8007478: b21b sxth r3, r3
- 800747a: 837b strh r3, [r7, #26]
- pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */
- 800747c: 68fb ldr r3, [r7, #12]
- 800747e: 681b ldr r3, [r3, #0]
- 8007480: 617b str r3, [r7, #20]
- *pReg = data;
- 8007482: 697b ldr r3, [r7, #20]
- 8007484: 8b7a ldrh r2, [r7, #26]
- 8007486: 801a strh r2, [r3, #0]
- }
- if ((BufferLength % 4U) == 3U)
- 8007488: 687b ldr r3, [r7, #4]
- 800748a: f003 0303 and.w r3, r3, #3
- 800748e: 2b03 cmp r3, #3
- 8007490: d11f bne.n 80074d2 <CRC_Handle_8+0x10a>
- {
- data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
- 8007492: 69fb ldr r3, [r7, #28]
- 8007494: 009b lsls r3, r3, #2
- 8007496: 68ba ldr r2, [r7, #8]
- 8007498: 4413 add r3, r2
- 800749a: 781b ldrb r3, [r3, #0]
- 800749c: 021b lsls r3, r3, #8
- 800749e: b21a sxth r2, r3
- 80074a0: 69fb ldr r3, [r7, #28]
- 80074a2: 009b lsls r3, r3, #2
- 80074a4: 3301 adds r3, #1
- 80074a6: 68b9 ldr r1, [r7, #8]
- 80074a8: 440b add r3, r1
- 80074aa: 781b ldrb r3, [r3, #0]
- 80074ac: b21b sxth r3, r3
- 80074ae: 4313 orrs r3, r2
- 80074b0: b21b sxth r3, r3
- 80074b2: 837b strh r3, [r7, #26]
- pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */
- 80074b4: 68fb ldr r3, [r7, #12]
- 80074b6: 681b ldr r3, [r3, #0]
- 80074b8: 617b str r3, [r7, #20]
- *pReg = data;
- 80074ba: 697b ldr r3, [r7, #20]
- 80074bc: 8b7a ldrh r2, [r7, #26]
- 80074be: 801a strh r2, [r3, #0]
- *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U]; /* Derogation MisraC2012 R.11.5 */
- 80074c0: 69fb ldr r3, [r7, #28]
- 80074c2: 009b lsls r3, r3, #2
- 80074c4: 3302 adds r3, #2
- 80074c6: 68ba ldr r2, [r7, #8]
- 80074c8: 4413 add r3, r2
- 80074ca: 68fa ldr r2, [r7, #12]
- 80074cc: 6812 ldr r2, [r2, #0]
- 80074ce: 781b ldrb r3, [r3, #0]
- 80074d0: 7013 strb r3, [r2, #0]
- }
- }
- /* Return the CRC computed value */
- return hcrc->Instance->DR;
- 80074d2: 68fb ldr r3, [r7, #12]
- 80074d4: 681b ldr r3, [r3, #0]
- 80074d6: 681b ldr r3, [r3, #0]
- }
- 80074d8: 4618 mov r0, r3
- 80074da: 3724 adds r7, #36 @ 0x24
- 80074dc: 46bd mov sp, r7
- 80074de: f85d 7b04 ldr.w r7, [sp], #4
- 80074e2: 4770 bx lr
- 080074e4 <CRC_Handle_16>:
- * @param pBuffer pointer to the input data buffer
- * @param BufferLength input data buffer length
- * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
- */
- static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
- {
- 80074e4: b480 push {r7}
- 80074e6: b087 sub sp, #28
- 80074e8: af00 add r7, sp, #0
- 80074ea: 60f8 str r0, [r7, #12]
- 80074ec: 60b9 str r1, [r7, #8]
- 80074ee: 607a str r2, [r7, #4]
- __IO uint16_t *pReg;
- /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
- * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
- * a correct type handling by the peripheral */
- for (i = 0U; i < (BufferLength / 2U); i++)
- 80074f0: 2300 movs r3, #0
- 80074f2: 617b str r3, [r7, #20]
- 80074f4: e013 b.n 800751e <CRC_Handle_16+0x3a>
- {
- hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
- 80074f6: 697b ldr r3, [r7, #20]
- 80074f8: 009b lsls r3, r3, #2
- 80074fa: 68ba ldr r2, [r7, #8]
- 80074fc: 4413 add r3, r2
- 80074fe: 881b ldrh r3, [r3, #0]
- 8007500: 041a lsls r2, r3, #16
- 8007502: 697b ldr r3, [r7, #20]
- 8007504: 009b lsls r3, r3, #2
- 8007506: 3302 adds r3, #2
- 8007508: 68b9 ldr r1, [r7, #8]
- 800750a: 440b add r3, r1
- 800750c: 881b ldrh r3, [r3, #0]
- 800750e: 4619 mov r1, r3
- 8007510: 68fb ldr r3, [r7, #12]
- 8007512: 681b ldr r3, [r3, #0]
- 8007514: 430a orrs r2, r1
- 8007516: 601a str r2, [r3, #0]
- for (i = 0U; i < (BufferLength / 2U); i++)
- 8007518: 697b ldr r3, [r7, #20]
- 800751a: 3301 adds r3, #1
- 800751c: 617b str r3, [r7, #20]
- 800751e: 687b ldr r3, [r7, #4]
- 8007520: 085b lsrs r3, r3, #1
- 8007522: 697a ldr r2, [r7, #20]
- 8007524: 429a cmp r2, r3
- 8007526: d3e6 bcc.n 80074f6 <CRC_Handle_16+0x12>
- }
- if ((BufferLength % 2U) != 0U)
- 8007528: 687b ldr r3, [r7, #4]
- 800752a: f003 0301 and.w r3, r3, #1
- 800752e: 2b00 cmp r3, #0
- 8007530: d009 beq.n 8007546 <CRC_Handle_16+0x62>
- {
- pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */
- 8007532: 68fb ldr r3, [r7, #12]
- 8007534: 681b ldr r3, [r3, #0]
- 8007536: 613b str r3, [r7, #16]
- *pReg = pBuffer[2U * i];
- 8007538: 697b ldr r3, [r7, #20]
- 800753a: 009b lsls r3, r3, #2
- 800753c: 68ba ldr r2, [r7, #8]
- 800753e: 4413 add r3, r2
- 8007540: 881a ldrh r2, [r3, #0]
- 8007542: 693b ldr r3, [r7, #16]
- 8007544: 801a strh r2, [r3, #0]
- }
- /* Return the CRC computed value */
- return hcrc->Instance->DR;
- 8007546: 68fb ldr r3, [r7, #12]
- 8007548: 681b ldr r3, [r3, #0]
- 800754a: 681b ldr r3, [r3, #0]
- }
- 800754c: 4618 mov r0, r3
- 800754e: 371c adds r7, #28
- 8007550: 46bd mov sp, r7
- 8007552: f85d 7b04 ldr.w r7, [sp], #4
- 8007556: 4770 bx lr
- 08007558 <HAL_CRCEx_Polynomial_Set>:
- * @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
- * @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
- {
- 8007558: b480 push {r7}
- 800755a: b087 sub sp, #28
- 800755c: af00 add r7, sp, #0
- 800755e: 60f8 str r0, [r7, #12]
- 8007560: 60b9 str r1, [r7, #8]
- 8007562: 607a str r2, [r7, #4]
- HAL_StatusTypeDef status = HAL_OK;
- 8007564: 2300 movs r3, #0
- 8007566: 75fb strb r3, [r7, #23]
- uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
- 8007568: 231f movs r3, #31
- 800756a: 613b str r3, [r7, #16]
- /* Check the parameters */
- assert_param(IS_CRC_POL_LENGTH(PolyLength));
- /* Ensure that the generating polynomial is odd */
- if ((Pol & (uint32_t)(0x1U)) == 0U)
- 800756c: 68bb ldr r3, [r7, #8]
- 800756e: f003 0301 and.w r3, r3, #1
- 8007572: 2b00 cmp r3, #0
- 8007574: d102 bne.n 800757c <HAL_CRCEx_Polynomial_Set+0x24>
- {
- status = HAL_ERROR;
- 8007576: 2301 movs r3, #1
- 8007578: 75fb strb r3, [r7, #23]
- 800757a: e063 b.n 8007644 <HAL_CRCEx_Polynomial_Set+0xec>
- * definition. HAL_ERROR is reported if Pol degree is
- * larger than that indicated by PolyLength.
- * Look for MSB position: msb will contain the degree of
- * the second to the largest polynomial member. E.g., for
- * X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
- while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
- 800757c: bf00 nop
- 800757e: 693b ldr r3, [r7, #16]
- 8007580: 1e5a subs r2, r3, #1
- 8007582: 613a str r2, [r7, #16]
- 8007584: 2b00 cmp r3, #0
- 8007586: d009 beq.n 800759c <HAL_CRCEx_Polynomial_Set+0x44>
- 8007588: 693b ldr r3, [r7, #16]
- 800758a: f003 031f and.w r3, r3, #31
- 800758e: 68ba ldr r2, [r7, #8]
- 8007590: fa22 f303 lsr.w r3, r2, r3
- 8007594: f003 0301 and.w r3, r3, #1
- 8007598: 2b00 cmp r3, #0
- 800759a: d0f0 beq.n 800757e <HAL_CRCEx_Polynomial_Set+0x26>
- {
- }
- switch (PolyLength)
- 800759c: 687b ldr r3, [r7, #4]
- 800759e: 2b18 cmp r3, #24
- 80075a0: d846 bhi.n 8007630 <HAL_CRCEx_Polynomial_Set+0xd8>
- 80075a2: a201 add r2, pc, #4 @ (adr r2, 80075a8 <HAL_CRCEx_Polynomial_Set+0x50>)
- 80075a4: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80075a8: 08007637 .word 0x08007637
- 80075ac: 08007631 .word 0x08007631
- 80075b0: 08007631 .word 0x08007631
- 80075b4: 08007631 .word 0x08007631
- 80075b8: 08007631 .word 0x08007631
- 80075bc: 08007631 .word 0x08007631
- 80075c0: 08007631 .word 0x08007631
- 80075c4: 08007631 .word 0x08007631
- 80075c8: 08007625 .word 0x08007625
- 80075cc: 08007631 .word 0x08007631
- 80075d0: 08007631 .word 0x08007631
- 80075d4: 08007631 .word 0x08007631
- 80075d8: 08007631 .word 0x08007631
- 80075dc: 08007631 .word 0x08007631
- 80075e0: 08007631 .word 0x08007631
- 80075e4: 08007631 .word 0x08007631
- 80075e8: 08007619 .word 0x08007619
- 80075ec: 08007631 .word 0x08007631
- 80075f0: 08007631 .word 0x08007631
- 80075f4: 08007631 .word 0x08007631
- 80075f8: 08007631 .word 0x08007631
- 80075fc: 08007631 .word 0x08007631
- 8007600: 08007631 .word 0x08007631
- 8007604: 08007631 .word 0x08007631
- 8007608: 0800760d .word 0x0800760d
- {
- case CRC_POLYLENGTH_7B:
- if (msb >= HAL_CRC_LENGTH_7B)
- 800760c: 693b ldr r3, [r7, #16]
- 800760e: 2b06 cmp r3, #6
- 8007610: d913 bls.n 800763a <HAL_CRCEx_Polynomial_Set+0xe2>
- {
- status = HAL_ERROR;
- 8007612: 2301 movs r3, #1
- 8007614: 75fb strb r3, [r7, #23]
- }
- break;
- 8007616: e010 b.n 800763a <HAL_CRCEx_Polynomial_Set+0xe2>
- case CRC_POLYLENGTH_8B:
- if (msb >= HAL_CRC_LENGTH_8B)
- 8007618: 693b ldr r3, [r7, #16]
- 800761a: 2b07 cmp r3, #7
- 800761c: d90f bls.n 800763e <HAL_CRCEx_Polynomial_Set+0xe6>
- {
- status = HAL_ERROR;
- 800761e: 2301 movs r3, #1
- 8007620: 75fb strb r3, [r7, #23]
- }
- break;
- 8007622: e00c b.n 800763e <HAL_CRCEx_Polynomial_Set+0xe6>
- case CRC_POLYLENGTH_16B:
- if (msb >= HAL_CRC_LENGTH_16B)
- 8007624: 693b ldr r3, [r7, #16]
- 8007626: 2b0f cmp r3, #15
- 8007628: d90b bls.n 8007642 <HAL_CRCEx_Polynomial_Set+0xea>
- {
- status = HAL_ERROR;
- 800762a: 2301 movs r3, #1
- 800762c: 75fb strb r3, [r7, #23]
- }
- break;
- 800762e: e008 b.n 8007642 <HAL_CRCEx_Polynomial_Set+0xea>
- case CRC_POLYLENGTH_32B:
- /* no polynomial definition vs. polynomial length issue possible */
- break;
- default:
- status = HAL_ERROR;
- 8007630: 2301 movs r3, #1
- 8007632: 75fb strb r3, [r7, #23]
- break;
- 8007634: e006 b.n 8007644 <HAL_CRCEx_Polynomial_Set+0xec>
- break;
- 8007636: bf00 nop
- 8007638: e004 b.n 8007644 <HAL_CRCEx_Polynomial_Set+0xec>
- break;
- 800763a: bf00 nop
- 800763c: e002 b.n 8007644 <HAL_CRCEx_Polynomial_Set+0xec>
- break;
- 800763e: bf00 nop
- 8007640: e000 b.n 8007644 <HAL_CRCEx_Polynomial_Set+0xec>
- break;
- 8007642: bf00 nop
- }
- }
- if (status == HAL_OK)
- 8007644: 7dfb ldrb r3, [r7, #23]
- 8007646: 2b00 cmp r3, #0
- 8007648: d10d bne.n 8007666 <HAL_CRCEx_Polynomial_Set+0x10e>
- {
- /* set generating polynomial */
- WRITE_REG(hcrc->Instance->POL, Pol);
- 800764a: 68fb ldr r3, [r7, #12]
- 800764c: 681b ldr r3, [r3, #0]
- 800764e: 68ba ldr r2, [r7, #8]
- 8007650: 615a str r2, [r3, #20]
- /* set generating polynomial size */
- MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
- 8007652: 68fb ldr r3, [r7, #12]
- 8007654: 681b ldr r3, [r3, #0]
- 8007656: 689b ldr r3, [r3, #8]
- 8007658: f023 0118 bic.w r1, r3, #24
- 800765c: 68fb ldr r3, [r7, #12]
- 800765e: 681b ldr r3, [r3, #0]
- 8007660: 687a ldr r2, [r7, #4]
- 8007662: 430a orrs r2, r1
- 8007664: 609a str r2, [r3, #8]
- }
- /* Return function status */
- return status;
- 8007666: 7dfb ldrb r3, [r7, #23]
- }
- 8007668: 4618 mov r0, r3
- 800766a: 371c adds r7, #28
- 800766c: 46bd mov sp, r7
- 800766e: f85d 7b04 ldr.w r7, [sp], #4
- 8007672: 4770 bx lr
- 08007674 <HAL_DAC_Init>:
- * @param hdac pointer to a DAC_HandleTypeDef structure that contains
- * the configuration information for the specified DAC.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
- {
- 8007674: b580 push {r7, lr}
- 8007676: b082 sub sp, #8
- 8007678: af00 add r7, sp, #0
- 800767a: 6078 str r0, [r7, #4]
- /* Check the DAC peripheral handle */
- if (hdac == NULL)
- 800767c: 687b ldr r3, [r7, #4]
- 800767e: 2b00 cmp r3, #0
- 8007680: d101 bne.n 8007686 <HAL_DAC_Init+0x12>
- {
- return HAL_ERROR;
- 8007682: 2301 movs r3, #1
- 8007684: e014 b.n 80076b0 <HAL_DAC_Init+0x3c>
- }
- /* Check the parameters */
- assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
- if (hdac->State == HAL_DAC_STATE_RESET)
- 8007686: 687b ldr r3, [r7, #4]
- 8007688: 791b ldrb r3, [r3, #4]
- 800768a: b2db uxtb r3, r3
- 800768c: 2b00 cmp r3, #0
- 800768e: d105 bne.n 800769c <HAL_DAC_Init+0x28>
- hdac->MspInitCallback = HAL_DAC_MspInit;
- }
- #endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
- /* Allocate lock resource and initialize it */
- hdac->Lock = HAL_UNLOCKED;
- 8007690: 687b ldr r3, [r7, #4]
- 8007692: 2200 movs r2, #0
- 8007694: 715a strb r2, [r3, #5]
- #if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
- /* Init the low level hardware */
- hdac->MspInitCallback(hdac);
- #else
- /* Init the low level hardware */
- HAL_DAC_MspInit(hdac);
- 8007696: 6878 ldr r0, [r7, #4]
- 8007698: f7fc f8f4 bl 8003884 <HAL_DAC_MspInit>
- #endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
- }
- /* Initialize the DAC state*/
- hdac->State = HAL_DAC_STATE_BUSY;
- 800769c: 687b ldr r3, [r7, #4]
- 800769e: 2202 movs r2, #2
- 80076a0: 711a strb r2, [r3, #4]
- /* Set DAC error code to none */
- hdac->ErrorCode = HAL_DAC_ERROR_NONE;
- 80076a2: 687b ldr r3, [r7, #4]
- 80076a4: 2200 movs r2, #0
- 80076a6: 611a str r2, [r3, #16]
- /* Initialize the DAC state*/
- hdac->State = HAL_DAC_STATE_READY;
- 80076a8: 687b ldr r3, [r7, #4]
- 80076aa: 2201 movs r2, #1
- 80076ac: 711a strb r2, [r3, #4]
- /* Return function status */
- return HAL_OK;
- 80076ae: 2300 movs r3, #0
- }
- 80076b0: 4618 mov r0, r3
- 80076b2: 3708 adds r7, #8
- 80076b4: 46bd mov sp, r7
- 80076b6: bd80 pop {r7, pc}
- 080076b8 <HAL_DAC_Start>:
- * @arg DAC_CHANNEL_1: DAC Channel1 selected
- * @arg DAC_CHANNEL_2: DAC Channel2 selected
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
- {
- 80076b8: b480 push {r7}
- 80076ba: b083 sub sp, #12
- 80076bc: af00 add r7, sp, #0
- 80076be: 6078 str r0, [r7, #4]
- 80076c0: 6039 str r1, [r7, #0]
- /* Check the DAC peripheral handle */
- if (hdac == NULL)
- 80076c2: 687b ldr r3, [r7, #4]
- 80076c4: 2b00 cmp r3, #0
- 80076c6: d101 bne.n 80076cc <HAL_DAC_Start+0x14>
- {
- return HAL_ERROR;
- 80076c8: 2301 movs r3, #1
- 80076ca: e046 b.n 800775a <HAL_DAC_Start+0xa2>
- /* Check the parameters */
- assert_param(IS_DAC_CHANNEL(Channel));
- /* Process locked */
- __HAL_LOCK(hdac);
- 80076cc: 687b ldr r3, [r7, #4]
- 80076ce: 795b ldrb r3, [r3, #5]
- 80076d0: 2b01 cmp r3, #1
- 80076d2: d101 bne.n 80076d8 <HAL_DAC_Start+0x20>
- 80076d4: 2302 movs r3, #2
- 80076d6: e040 b.n 800775a <HAL_DAC_Start+0xa2>
- 80076d8: 687b ldr r3, [r7, #4]
- 80076da: 2201 movs r2, #1
- 80076dc: 715a strb r2, [r3, #5]
- /* Change DAC state */
- hdac->State = HAL_DAC_STATE_BUSY;
- 80076de: 687b ldr r3, [r7, #4]
- 80076e0: 2202 movs r2, #2
- 80076e2: 711a strb r2, [r3, #4]
- /* Enable the Peripheral */
- __HAL_DAC_ENABLE(hdac, Channel);
- 80076e4: 687b ldr r3, [r7, #4]
- 80076e6: 681b ldr r3, [r3, #0]
- 80076e8: 6819 ldr r1, [r3, #0]
- 80076ea: 683b ldr r3, [r7, #0]
- 80076ec: f003 0310 and.w r3, r3, #16
- 80076f0: 2201 movs r2, #1
- 80076f2: 409a lsls r2, r3
- 80076f4: 687b ldr r3, [r7, #4]
- 80076f6: 681b ldr r3, [r3, #0]
- 80076f8: 430a orrs r2, r1
- 80076fa: 601a str r2, [r3, #0]
- if (Channel == DAC_CHANNEL_1)
- 80076fc: 683b ldr r3, [r7, #0]
- 80076fe: 2b00 cmp r3, #0
- 8007700: d10f bne.n 8007722 <HAL_DAC_Start+0x6a>
- {
- /* Check if software trigger enabled */
- if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
- 8007702: 687b ldr r3, [r7, #4]
- 8007704: 681b ldr r3, [r3, #0]
- 8007706: 681b ldr r3, [r3, #0]
- 8007708: f003 033e and.w r3, r3, #62 @ 0x3e
- 800770c: 2b02 cmp r3, #2
- 800770e: d11d bne.n 800774c <HAL_DAC_Start+0x94>
- {
- /* Enable the selected DAC software conversion */
- SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
- 8007710: 687b ldr r3, [r7, #4]
- 8007712: 681b ldr r3, [r3, #0]
- 8007714: 685a ldr r2, [r3, #4]
- 8007716: 687b ldr r3, [r7, #4]
- 8007718: 681b ldr r3, [r3, #0]
- 800771a: f042 0201 orr.w r2, r2, #1
- 800771e: 605a str r2, [r3, #4]
- 8007720: e014 b.n 800774c <HAL_DAC_Start+0x94>
- }
- else
- {
- /* Check if software trigger enabled */
- if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
- 8007722: 687b ldr r3, [r7, #4]
- 8007724: 681b ldr r3, [r3, #0]
- 8007726: 681b ldr r3, [r3, #0]
- 8007728: f403 1278 and.w r2, r3, #4063232 @ 0x3e0000
- 800772c: 683b ldr r3, [r7, #0]
- 800772e: f003 0310 and.w r3, r3, #16
- 8007732: 2102 movs r1, #2
- 8007734: fa01 f303 lsl.w r3, r1, r3
- 8007738: 429a cmp r2, r3
- 800773a: d107 bne.n 800774c <HAL_DAC_Start+0x94>
- {
- /* Enable the selected DAC software conversion*/
- SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
- 800773c: 687b ldr r3, [r7, #4]
- 800773e: 681b ldr r3, [r3, #0]
- 8007740: 685a ldr r2, [r3, #4]
- 8007742: 687b ldr r3, [r7, #4]
- 8007744: 681b ldr r3, [r3, #0]
- 8007746: f042 0202 orr.w r2, r2, #2
- 800774a: 605a str r2, [r3, #4]
- }
- }
- /* Change DAC state */
- hdac->State = HAL_DAC_STATE_READY;
- 800774c: 687b ldr r3, [r7, #4]
- 800774e: 2201 movs r2, #1
- 8007750: 711a strb r2, [r3, #4]
- /* Process unlocked */
- __HAL_UNLOCK(hdac);
- 8007752: 687b ldr r3, [r7, #4]
- 8007754: 2200 movs r2, #0
- 8007756: 715a strb r2, [r3, #5]
- /* Return function status */
- return HAL_OK;
- 8007758: 2300 movs r3, #0
- }
- 800775a: 4618 mov r0, r3
- 800775c: 370c adds r7, #12
- 800775e: 46bd mov sp, r7
- 8007760: f85d 7b04 ldr.w r7, [sp], #4
- 8007764: 4770 bx lr
- 08007766 <HAL_DAC_IRQHandler>:
- * @param hdac pointer to a DAC_HandleTypeDef structure that contains
- * the configuration information for the specified DAC.
- * @retval None
- */
- void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
- {
- 8007766: b580 push {r7, lr}
- 8007768: b084 sub sp, #16
- 800776a: af00 add r7, sp, #0
- 800776c: 6078 str r0, [r7, #4]
- uint32_t itsource = hdac->Instance->CR;
- 800776e: 687b ldr r3, [r7, #4]
- 8007770: 681b ldr r3, [r3, #0]
- 8007772: 681b ldr r3, [r3, #0]
- 8007774: 60fb str r3, [r7, #12]
- uint32_t itflag = hdac->Instance->SR;
- 8007776: 687b ldr r3, [r7, #4]
- 8007778: 681b ldr r3, [r3, #0]
- 800777a: 6b5b ldr r3, [r3, #52] @ 0x34
- 800777c: 60bb str r3, [r7, #8]
- if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
- 800777e: 68fb ldr r3, [r7, #12]
- 8007780: f403 5300 and.w r3, r3, #8192 @ 0x2000
- 8007784: 2b00 cmp r3, #0
- 8007786: d01d beq.n 80077c4 <HAL_DAC_IRQHandler+0x5e>
- {
- /* Check underrun flag of DAC channel 1 */
- if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
- 8007788: 68bb ldr r3, [r7, #8]
- 800778a: f403 5300 and.w r3, r3, #8192 @ 0x2000
- 800778e: 2b00 cmp r3, #0
- 8007790: d018 beq.n 80077c4 <HAL_DAC_IRQHandler+0x5e>
- {
- /* Change DAC state to error state */
- hdac->State = HAL_DAC_STATE_ERROR;
- 8007792: 687b ldr r3, [r7, #4]
- 8007794: 2204 movs r2, #4
- 8007796: 711a strb r2, [r3, #4]
- /* Set DAC error code to channel1 DMA underrun error */
- SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
- 8007798: 687b ldr r3, [r7, #4]
- 800779a: 691b ldr r3, [r3, #16]
- 800779c: f043 0201 orr.w r2, r3, #1
- 80077a0: 687b ldr r3, [r7, #4]
- 80077a2: 611a str r2, [r3, #16]
- /* Clear the underrun flag */
- __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
- 80077a4: 687b ldr r3, [r7, #4]
- 80077a6: 681b ldr r3, [r3, #0]
- 80077a8: f44f 5200 mov.w r2, #8192 @ 0x2000
- 80077ac: 635a str r2, [r3, #52] @ 0x34
- /* Disable the selected DAC channel1 DMA request */
- __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
- 80077ae: 687b ldr r3, [r7, #4]
- 80077b0: 681b ldr r3, [r3, #0]
- 80077b2: 681a ldr r2, [r3, #0]
- 80077b4: 687b ldr r3, [r7, #4]
- 80077b6: 681b ldr r3, [r3, #0]
- 80077b8: f422 5280 bic.w r2, r2, #4096 @ 0x1000
- 80077bc: 601a str r2, [r3, #0]
- /* Error callback */
- #if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
- hdac->DMAUnderrunCallbackCh1(hdac);
- #else
- HAL_DAC_DMAUnderrunCallbackCh1(hdac);
- 80077be: 6878 ldr r0, [r7, #4]
- 80077c0: f000 f851 bl 8007866 <HAL_DAC_DMAUnderrunCallbackCh1>
- #endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
- }
- }
- if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
- 80077c4: 68fb ldr r3, [r7, #12]
- 80077c6: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 80077ca: 2b00 cmp r3, #0
- 80077cc: d01d beq.n 800780a <HAL_DAC_IRQHandler+0xa4>
- {
- /* Check underrun flag of DAC channel 2 */
- if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
- 80077ce: 68bb ldr r3, [r7, #8]
- 80077d0: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 80077d4: 2b00 cmp r3, #0
- 80077d6: d018 beq.n 800780a <HAL_DAC_IRQHandler+0xa4>
- {
- /* Change DAC state to error state */
- hdac->State = HAL_DAC_STATE_ERROR;
- 80077d8: 687b ldr r3, [r7, #4]
- 80077da: 2204 movs r2, #4
- 80077dc: 711a strb r2, [r3, #4]
- /* Set DAC error code to channel2 DMA underrun error */
- SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
- 80077de: 687b ldr r3, [r7, #4]
- 80077e0: 691b ldr r3, [r3, #16]
- 80077e2: f043 0202 orr.w r2, r3, #2
- 80077e6: 687b ldr r3, [r7, #4]
- 80077e8: 611a str r2, [r3, #16]
- /* Clear the underrun flag */
- __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
- 80077ea: 687b ldr r3, [r7, #4]
- 80077ec: 681b ldr r3, [r3, #0]
- 80077ee: f04f 5200 mov.w r2, #536870912 @ 0x20000000
- 80077f2: 635a str r2, [r3, #52] @ 0x34
- /* Disable the selected DAC channel2 DMA request */
- __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
- 80077f4: 687b ldr r3, [r7, #4]
- 80077f6: 681b ldr r3, [r3, #0]
- 80077f8: 681a ldr r2, [r3, #0]
- 80077fa: 687b ldr r3, [r7, #4]
- 80077fc: 681b ldr r3, [r3, #0]
- 80077fe: f022 5280 bic.w r2, r2, #268435456 @ 0x10000000
- 8007802: 601a str r2, [r3, #0]
- /* Error callback */
- #if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
- hdac->DMAUnderrunCallbackCh2(hdac);
- #else
- HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
- 8007804: 6878 ldr r0, [r7, #4]
- 8007806: f000 f97b bl 8007b00 <HAL_DACEx_DMAUnderrunCallbackCh2>
- #endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
- }
- }
- }
- 800780a: bf00 nop
- 800780c: 3710 adds r7, #16
- 800780e: 46bd mov sp, r7
- 8007810: bd80 pop {r7, pc}
- 08007812 <HAL_DAC_SetValue>:
- * @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
- * @param Data Data to be loaded in the selected data holding register.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
- {
- 8007812: b480 push {r7}
- 8007814: b087 sub sp, #28
- 8007816: af00 add r7, sp, #0
- 8007818: 60f8 str r0, [r7, #12]
- 800781a: 60b9 str r1, [r7, #8]
- 800781c: 607a str r2, [r7, #4]
- 800781e: 603b str r3, [r7, #0]
- __IO uint32_t tmp = 0UL;
- 8007820: 2300 movs r3, #0
- 8007822: 617b str r3, [r7, #20]
- /* Check the DAC peripheral handle */
- if (hdac == NULL)
- 8007824: 68fb ldr r3, [r7, #12]
- 8007826: 2b00 cmp r3, #0
- 8007828: d101 bne.n 800782e <HAL_DAC_SetValue+0x1c>
- {
- return HAL_ERROR;
- 800782a: 2301 movs r3, #1
- 800782c: e015 b.n 800785a <HAL_DAC_SetValue+0x48>
- /* Check the parameters */
- assert_param(IS_DAC_CHANNEL(Channel));
- assert_param(IS_DAC_ALIGN(Alignment));
- assert_param(IS_DAC_DATA(Data));
- tmp = (uint32_t)hdac->Instance;
- 800782e: 68fb ldr r3, [r7, #12]
- 8007830: 681b ldr r3, [r3, #0]
- 8007832: 617b str r3, [r7, #20]
- if (Channel == DAC_CHANNEL_1)
- 8007834: 68bb ldr r3, [r7, #8]
- 8007836: 2b00 cmp r3, #0
- 8007838: d105 bne.n 8007846 <HAL_DAC_SetValue+0x34>
- {
- tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
- 800783a: 697a ldr r2, [r7, #20]
- 800783c: 687b ldr r3, [r7, #4]
- 800783e: 4413 add r3, r2
- 8007840: 3308 adds r3, #8
- 8007842: 617b str r3, [r7, #20]
- 8007844: e004 b.n 8007850 <HAL_DAC_SetValue+0x3e>
- }
- else
- {
- tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
- 8007846: 697a ldr r2, [r7, #20]
- 8007848: 687b ldr r3, [r7, #4]
- 800784a: 4413 add r3, r2
- 800784c: 3314 adds r3, #20
- 800784e: 617b str r3, [r7, #20]
- }
- /* Set the DAC channel selected data holding register */
- *(__IO uint32_t *) tmp = Data;
- 8007850: 697b ldr r3, [r7, #20]
- 8007852: 461a mov r2, r3
- 8007854: 683b ldr r3, [r7, #0]
- 8007856: 6013 str r3, [r2, #0]
- /* Return function status */
- return HAL_OK;
- 8007858: 2300 movs r3, #0
- }
- 800785a: 4618 mov r0, r3
- 800785c: 371c adds r7, #28
- 800785e: 46bd mov sp, r7
- 8007860: f85d 7b04 ldr.w r7, [sp], #4
- 8007864: 4770 bx lr
- 08007866 <HAL_DAC_DMAUnderrunCallbackCh1>:
- * @param hdac pointer to a DAC_HandleTypeDef structure that contains
- * the configuration information for the specified DAC.
- * @retval None
- */
- __weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
- {
- 8007866: b480 push {r7}
- 8007868: b083 sub sp, #12
- 800786a: af00 add r7, sp, #0
- 800786c: 6078 str r0, [r7, #4]
- UNUSED(hdac);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
- */
- }
- 800786e: bf00 nop
- 8007870: 370c adds r7, #12
- 8007872: 46bd mov sp, r7
- 8007874: f85d 7b04 ldr.w r7, [sp], #4
- 8007878: 4770 bx lr
- ...
- 0800787c <HAL_DAC_ConfigChannel>:
- * @arg DAC_CHANNEL_2: DAC Channel2 selected
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
- const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
- {
- 800787c: b580 push {r7, lr}
- 800787e: b08a sub sp, #40 @ 0x28
- 8007880: af00 add r7, sp, #0
- 8007882: 60f8 str r0, [r7, #12]
- 8007884: 60b9 str r1, [r7, #8]
- 8007886: 607a str r2, [r7, #4]
- HAL_StatusTypeDef status = HAL_OK;
- 8007888: 2300 movs r3, #0
- 800788a: f887 3023 strb.w r3, [r7, #35] @ 0x23
- uint32_t tmpreg2;
- uint32_t tickstart;
- uint32_t connectOnChip;
- /* Check the DAC peripheral handle and channel configuration struct */
- if ((hdac == NULL) || (sConfig == NULL))
- 800788e: 68fb ldr r3, [r7, #12]
- 8007890: 2b00 cmp r3, #0
- 8007892: d002 beq.n 800789a <HAL_DAC_ConfigChannel+0x1e>
- 8007894: 68bb ldr r3, [r7, #8]
- 8007896: 2b00 cmp r3, #0
- 8007898: d101 bne.n 800789e <HAL_DAC_ConfigChannel+0x22>
- {
- return HAL_ERROR;
- 800789a: 2301 movs r3, #1
- 800789c: e12a b.n 8007af4 <HAL_DAC_ConfigChannel+0x278>
- assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
- }
- assert_param(IS_DAC_CHANNEL(Channel));
- /* Process locked */
- __HAL_LOCK(hdac);
- 800789e: 68fb ldr r3, [r7, #12]
- 80078a0: 795b ldrb r3, [r3, #5]
- 80078a2: 2b01 cmp r3, #1
- 80078a4: d101 bne.n 80078aa <HAL_DAC_ConfigChannel+0x2e>
- 80078a6: 2302 movs r3, #2
- 80078a8: e124 b.n 8007af4 <HAL_DAC_ConfigChannel+0x278>
- 80078aa: 68fb ldr r3, [r7, #12]
- 80078ac: 2201 movs r2, #1
- 80078ae: 715a strb r2, [r3, #5]
- /* Change DAC state */
- hdac->State = HAL_DAC_STATE_BUSY;
- 80078b0: 68fb ldr r3, [r7, #12]
- 80078b2: 2202 movs r2, #2
- 80078b4: 711a strb r2, [r3, #4]
- /* Sample and hold configuration */
- if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
- 80078b6: 68bb ldr r3, [r7, #8]
- 80078b8: 681b ldr r3, [r3, #0]
- 80078ba: 2b04 cmp r3, #4
- 80078bc: d17a bne.n 80079b4 <HAL_DAC_ConfigChannel+0x138>
- {
- /* Get timeout */
- tickstart = HAL_GetTick();
- 80078be: f7fd fd8d bl 80053dc <HAL_GetTick>
- 80078c2: 61f8 str r0, [r7, #28]
- if (Channel == DAC_CHANNEL_1)
- 80078c4: 687b ldr r3, [r7, #4]
- 80078c6: 2b00 cmp r3, #0
- 80078c8: d13d bne.n 8007946 <HAL_DAC_ConfigChannel+0xca>
- {
- /* SHSR1 can be written when BWST1 is cleared */
- while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
- 80078ca: e018 b.n 80078fe <HAL_DAC_ConfigChannel+0x82>
- {
- /* Check for the Timeout */
- if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
- 80078cc: f7fd fd86 bl 80053dc <HAL_GetTick>
- 80078d0: 4602 mov r2, r0
- 80078d2: 69fb ldr r3, [r7, #28]
- 80078d4: 1ad3 subs r3, r2, r3
- 80078d6: 2b01 cmp r3, #1
- 80078d8: d911 bls.n 80078fe <HAL_DAC_ConfigChannel+0x82>
- {
- /* New check to avoid false timeout detection in case of preemption */
- if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
- 80078da: 68fb ldr r3, [r7, #12]
- 80078dc: 681b ldr r3, [r3, #0]
- 80078de: 6b5a ldr r2, [r3, #52] @ 0x34
- 80078e0: 4b86 ldr r3, [pc, #536] @ (8007afc <HAL_DAC_ConfigChannel+0x280>)
- 80078e2: 4013 ands r3, r2
- 80078e4: 2b00 cmp r3, #0
- 80078e6: d00a beq.n 80078fe <HAL_DAC_ConfigChannel+0x82>
- {
- /* Update error code */
- SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
- 80078e8: 68fb ldr r3, [r7, #12]
- 80078ea: 691b ldr r3, [r3, #16]
- 80078ec: f043 0208 orr.w r2, r3, #8
- 80078f0: 68fb ldr r3, [r7, #12]
- 80078f2: 611a str r2, [r3, #16]
- /* Change the DMA state */
- hdac->State = HAL_DAC_STATE_TIMEOUT;
- 80078f4: 68fb ldr r3, [r7, #12]
- 80078f6: 2203 movs r2, #3
- 80078f8: 711a strb r2, [r3, #4]
- return HAL_TIMEOUT;
- 80078fa: 2303 movs r3, #3
- 80078fc: e0fa b.n 8007af4 <HAL_DAC_ConfigChannel+0x278>
- while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
- 80078fe: 68fb ldr r3, [r7, #12]
- 8007900: 681b ldr r3, [r3, #0]
- 8007902: 6b5a ldr r2, [r3, #52] @ 0x34
- 8007904: 4b7d ldr r3, [pc, #500] @ (8007afc <HAL_DAC_ConfigChannel+0x280>)
- 8007906: 4013 ands r3, r2
- 8007908: 2b00 cmp r3, #0
- 800790a: d1df bne.n 80078cc <HAL_DAC_ConfigChannel+0x50>
- }
- }
- }
- hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
- 800790c: 68fb ldr r3, [r7, #12]
- 800790e: 681b ldr r3, [r3, #0]
- 8007910: 68ba ldr r2, [r7, #8]
- 8007912: 6992 ldr r2, [r2, #24]
- 8007914: 641a str r2, [r3, #64] @ 0x40
- 8007916: e020 b.n 800795a <HAL_DAC_ConfigChannel+0xde>
- {
- /* SHSR2 can be written when BWST2 is cleared */
- while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
- {
- /* Check for the Timeout */
- if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
- 8007918: f7fd fd60 bl 80053dc <HAL_GetTick>
- 800791c: 4602 mov r2, r0
- 800791e: 69fb ldr r3, [r7, #28]
- 8007920: 1ad3 subs r3, r2, r3
- 8007922: 2b01 cmp r3, #1
- 8007924: d90f bls.n 8007946 <HAL_DAC_ConfigChannel+0xca>
- {
- /* New check to avoid false timeout detection in case of preemption */
- if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
- 8007926: 68fb ldr r3, [r7, #12]
- 8007928: 681b ldr r3, [r3, #0]
- 800792a: 6b5b ldr r3, [r3, #52] @ 0x34
- 800792c: 2b00 cmp r3, #0
- 800792e: da0a bge.n 8007946 <HAL_DAC_ConfigChannel+0xca>
- {
- /* Update error code */
- SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
- 8007930: 68fb ldr r3, [r7, #12]
- 8007932: 691b ldr r3, [r3, #16]
- 8007934: f043 0208 orr.w r2, r3, #8
- 8007938: 68fb ldr r3, [r7, #12]
- 800793a: 611a str r2, [r3, #16]
- /* Change the DMA state */
- hdac->State = HAL_DAC_STATE_TIMEOUT;
- 800793c: 68fb ldr r3, [r7, #12]
- 800793e: 2203 movs r2, #3
- 8007940: 711a strb r2, [r3, #4]
- return HAL_TIMEOUT;
- 8007942: 2303 movs r3, #3
- 8007944: e0d6 b.n 8007af4 <HAL_DAC_ConfigChannel+0x278>
- while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
- 8007946: 68fb ldr r3, [r7, #12]
- 8007948: 681b ldr r3, [r3, #0]
- 800794a: 6b5b ldr r3, [r3, #52] @ 0x34
- 800794c: 2b00 cmp r3, #0
- 800794e: dbe3 blt.n 8007918 <HAL_DAC_ConfigChannel+0x9c>
- }
- }
- }
- hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
- 8007950: 68fb ldr r3, [r7, #12]
- 8007952: 681b ldr r3, [r3, #0]
- 8007954: 68ba ldr r2, [r7, #8]
- 8007956: 6992 ldr r2, [r2, #24]
- 8007958: 645a str r2, [r3, #68] @ 0x44
- }
- /* HoldTime */
- MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
- 800795a: 68fb ldr r3, [r7, #12]
- 800795c: 681b ldr r3, [r3, #0]
- 800795e: 6c9a ldr r2, [r3, #72] @ 0x48
- 8007960: 687b ldr r3, [r7, #4]
- 8007962: f003 0310 and.w r3, r3, #16
- 8007966: f240 31ff movw r1, #1023 @ 0x3ff
- 800796a: fa01 f303 lsl.w r3, r1, r3
- 800796e: 43db mvns r3, r3
- 8007970: ea02 0103 and.w r1, r2, r3
- 8007974: 68bb ldr r3, [r7, #8]
- 8007976: 69da ldr r2, [r3, #28]
- 8007978: 687b ldr r3, [r7, #4]
- 800797a: f003 0310 and.w r3, r3, #16
- 800797e: 409a lsls r2, r3
- 8007980: 68fb ldr r3, [r7, #12]
- 8007982: 681b ldr r3, [r3, #0]
- 8007984: 430a orrs r2, r1
- 8007986: 649a str r2, [r3, #72] @ 0x48
- (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
- /* RefreshTime */
- MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
- 8007988: 68fb ldr r3, [r7, #12]
- 800798a: 681b ldr r3, [r3, #0]
- 800798c: 6cda ldr r2, [r3, #76] @ 0x4c
- 800798e: 687b ldr r3, [r7, #4]
- 8007990: f003 0310 and.w r3, r3, #16
- 8007994: 21ff movs r1, #255 @ 0xff
- 8007996: fa01 f303 lsl.w r3, r1, r3
- 800799a: 43db mvns r3, r3
- 800799c: ea02 0103 and.w r1, r2, r3
- 80079a0: 68bb ldr r3, [r7, #8]
- 80079a2: 6a1a ldr r2, [r3, #32]
- 80079a4: 687b ldr r3, [r7, #4]
- 80079a6: f003 0310 and.w r3, r3, #16
- 80079aa: 409a lsls r2, r3
- 80079ac: 68fb ldr r3, [r7, #12]
- 80079ae: 681b ldr r3, [r3, #0]
- 80079b0: 430a orrs r2, r1
- 80079b2: 64da str r2, [r3, #76] @ 0x4c
- (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
- }
- if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
- 80079b4: 68bb ldr r3, [r7, #8]
- 80079b6: 691b ldr r3, [r3, #16]
- 80079b8: 2b01 cmp r3, #1
- 80079ba: d11d bne.n 80079f8 <HAL_DAC_ConfigChannel+0x17c>
- /* USER TRIMMING */
- {
- /* Get the DAC CCR value */
- tmpreg1 = hdac->Instance->CCR;
- 80079bc: 68fb ldr r3, [r7, #12]
- 80079be: 681b ldr r3, [r3, #0]
- 80079c0: 6b9b ldr r3, [r3, #56] @ 0x38
- 80079c2: 61bb str r3, [r7, #24]
- /* Clear trimming value */
- tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
- 80079c4: 687b ldr r3, [r7, #4]
- 80079c6: f003 0310 and.w r3, r3, #16
- 80079ca: 221f movs r2, #31
- 80079cc: fa02 f303 lsl.w r3, r2, r3
- 80079d0: 43db mvns r3, r3
- 80079d2: 69ba ldr r2, [r7, #24]
- 80079d4: 4013 ands r3, r2
- 80079d6: 61bb str r3, [r7, #24]
- /* Configure for the selected trimming offset */
- tmpreg2 = sConfig->DAC_TrimmingValue;
- 80079d8: 68bb ldr r3, [r7, #8]
- 80079da: 695b ldr r3, [r3, #20]
- 80079dc: 617b str r3, [r7, #20]
- /* Calculate CCR register value depending on DAC_Channel */
- tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
- 80079de: 687b ldr r3, [r7, #4]
- 80079e0: f003 0310 and.w r3, r3, #16
- 80079e4: 697a ldr r2, [r7, #20]
- 80079e6: fa02 f303 lsl.w r3, r2, r3
- 80079ea: 69ba ldr r2, [r7, #24]
- 80079ec: 4313 orrs r3, r2
- 80079ee: 61bb str r3, [r7, #24]
- /* Write to DAC CCR */
- hdac->Instance->CCR = tmpreg1;
- 80079f0: 68fb ldr r3, [r7, #12]
- 80079f2: 681b ldr r3, [r3, #0]
- 80079f4: 69ba ldr r2, [r7, #24]
- 80079f6: 639a str r2, [r3, #56] @ 0x38
- }
- /* else factory trimming is used (factory setting are available at reset)*/
- /* SW Nothing has nothing to do */
- /* Get the DAC MCR value */
- tmpreg1 = hdac->Instance->MCR;
- 80079f8: 68fb ldr r3, [r7, #12]
- 80079fa: 681b ldr r3, [r3, #0]
- 80079fc: 6bdb ldr r3, [r3, #60] @ 0x3c
- 80079fe: 61bb str r3, [r7, #24]
- /* Clear DAC_MCR_MODEx bits */
- tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
- 8007a00: 687b ldr r3, [r7, #4]
- 8007a02: f003 0310 and.w r3, r3, #16
- 8007a06: 2207 movs r2, #7
- 8007a08: fa02 f303 lsl.w r3, r2, r3
- 8007a0c: 43db mvns r3, r3
- 8007a0e: 69ba ldr r2, [r7, #24]
- 8007a10: 4013 ands r3, r2
- 8007a12: 61bb str r3, [r7, #24]
- /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
- if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
- 8007a14: 68bb ldr r3, [r7, #8]
- 8007a16: 68db ldr r3, [r3, #12]
- 8007a18: 2b01 cmp r3, #1
- 8007a1a: d102 bne.n 8007a22 <HAL_DAC_ConfigChannel+0x1a6>
- {
- connectOnChip = 0x00000000UL;
- 8007a1c: 2300 movs r3, #0
- 8007a1e: 627b str r3, [r7, #36] @ 0x24
- 8007a20: e00f b.n 8007a42 <HAL_DAC_ConfigChannel+0x1c6>
- }
- else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
- 8007a22: 68bb ldr r3, [r7, #8]
- 8007a24: 68db ldr r3, [r3, #12]
- 8007a26: 2b02 cmp r3, #2
- 8007a28: d102 bne.n 8007a30 <HAL_DAC_ConfigChannel+0x1b4>
- {
- connectOnChip = DAC_MCR_MODE1_0;
- 8007a2a: 2301 movs r3, #1
- 8007a2c: 627b str r3, [r7, #36] @ 0x24
- 8007a2e: e008 b.n 8007a42 <HAL_DAC_ConfigChannel+0x1c6>
- }
- else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
- {
- if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
- 8007a30: 68bb ldr r3, [r7, #8]
- 8007a32: 689b ldr r3, [r3, #8]
- 8007a34: 2b00 cmp r3, #0
- 8007a36: d102 bne.n 8007a3e <HAL_DAC_ConfigChannel+0x1c2>
- {
- connectOnChip = DAC_MCR_MODE1_0;
- 8007a38: 2301 movs r3, #1
- 8007a3a: 627b str r3, [r7, #36] @ 0x24
- 8007a3c: e001 b.n 8007a42 <HAL_DAC_ConfigChannel+0x1c6>
- }
- else
- {
- connectOnChip = 0x00000000UL;
- 8007a3e: 2300 movs r3, #0
- 8007a40: 627b str r3, [r7, #36] @ 0x24
- }
- }
- tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
- 8007a42: 68bb ldr r3, [r7, #8]
- 8007a44: 681a ldr r2, [r3, #0]
- 8007a46: 68bb ldr r3, [r7, #8]
- 8007a48: 689b ldr r3, [r3, #8]
- 8007a4a: 4313 orrs r3, r2
- 8007a4c: 6a7a ldr r2, [r7, #36] @ 0x24
- 8007a4e: 4313 orrs r3, r2
- 8007a50: 617b str r3, [r7, #20]
- /* Calculate MCR register value depending on DAC_Channel */
- tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
- 8007a52: 687b ldr r3, [r7, #4]
- 8007a54: f003 0310 and.w r3, r3, #16
- 8007a58: 697a ldr r2, [r7, #20]
- 8007a5a: fa02 f303 lsl.w r3, r2, r3
- 8007a5e: 69ba ldr r2, [r7, #24]
- 8007a60: 4313 orrs r3, r2
- 8007a62: 61bb str r3, [r7, #24]
- /* Write to DAC MCR */
- hdac->Instance->MCR = tmpreg1;
- 8007a64: 68fb ldr r3, [r7, #12]
- 8007a66: 681b ldr r3, [r3, #0]
- 8007a68: 69ba ldr r2, [r7, #24]
- 8007a6a: 63da str r2, [r3, #60] @ 0x3c
- /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
- CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
- 8007a6c: 68fb ldr r3, [r7, #12]
- 8007a6e: 681b ldr r3, [r3, #0]
- 8007a70: 6819 ldr r1, [r3, #0]
- 8007a72: 687b ldr r3, [r7, #4]
- 8007a74: f003 0310 and.w r3, r3, #16
- 8007a78: f44f 4280 mov.w r2, #16384 @ 0x4000
- 8007a7c: fa02 f303 lsl.w r3, r2, r3
- 8007a80: 43da mvns r2, r3
- 8007a82: 68fb ldr r3, [r7, #12]
- 8007a84: 681b ldr r3, [r3, #0]
- 8007a86: 400a ands r2, r1
- 8007a88: 601a str r2, [r3, #0]
- /* Get the DAC CR value */
- tmpreg1 = hdac->Instance->CR;
- 8007a8a: 68fb ldr r3, [r7, #12]
- 8007a8c: 681b ldr r3, [r3, #0]
- 8007a8e: 681b ldr r3, [r3, #0]
- 8007a90: 61bb str r3, [r7, #24]
- /* Clear TENx, TSELx, WAVEx and MAMPx bits */
- tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
- 8007a92: 687b ldr r3, [r7, #4]
- 8007a94: f003 0310 and.w r3, r3, #16
- 8007a98: f640 72fe movw r2, #4094 @ 0xffe
- 8007a9c: fa02 f303 lsl.w r3, r2, r3
- 8007aa0: 43db mvns r3, r3
- 8007aa2: 69ba ldr r2, [r7, #24]
- 8007aa4: 4013 ands r3, r2
- 8007aa6: 61bb str r3, [r7, #24]
- /* Configure for the selected DAC channel: trigger */
- /* Set TSELx and TENx bits according to DAC_Trigger value */
- tmpreg2 = sConfig->DAC_Trigger;
- 8007aa8: 68bb ldr r3, [r7, #8]
- 8007aaa: 685b ldr r3, [r3, #4]
- 8007aac: 617b str r3, [r7, #20]
- /* Calculate CR register value depending on DAC_Channel */
- tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
- 8007aae: 687b ldr r3, [r7, #4]
- 8007ab0: f003 0310 and.w r3, r3, #16
- 8007ab4: 697a ldr r2, [r7, #20]
- 8007ab6: fa02 f303 lsl.w r3, r2, r3
- 8007aba: 69ba ldr r2, [r7, #24]
- 8007abc: 4313 orrs r3, r2
- 8007abe: 61bb str r3, [r7, #24]
- /* Write to DAC CR */
- hdac->Instance->CR = tmpreg1;
- 8007ac0: 68fb ldr r3, [r7, #12]
- 8007ac2: 681b ldr r3, [r3, #0]
- 8007ac4: 69ba ldr r2, [r7, #24]
- 8007ac6: 601a str r2, [r3, #0]
- /* Disable wave generation */
- CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
- 8007ac8: 68fb ldr r3, [r7, #12]
- 8007aca: 681b ldr r3, [r3, #0]
- 8007acc: 6819 ldr r1, [r3, #0]
- 8007ace: 687b ldr r3, [r7, #4]
- 8007ad0: f003 0310 and.w r3, r3, #16
- 8007ad4: 22c0 movs r2, #192 @ 0xc0
- 8007ad6: fa02 f303 lsl.w r3, r2, r3
- 8007ada: 43da mvns r2, r3
- 8007adc: 68fb ldr r3, [r7, #12]
- 8007ade: 681b ldr r3, [r3, #0]
- 8007ae0: 400a ands r2, r1
- 8007ae2: 601a str r2, [r3, #0]
- /* Change DAC state */
- hdac->State = HAL_DAC_STATE_READY;
- 8007ae4: 68fb ldr r3, [r7, #12]
- 8007ae6: 2201 movs r2, #1
- 8007ae8: 711a strb r2, [r3, #4]
- /* Process unlocked */
- __HAL_UNLOCK(hdac);
- 8007aea: 68fb ldr r3, [r7, #12]
- 8007aec: 2200 movs r2, #0
- 8007aee: 715a strb r2, [r3, #5]
- /* Return function status */
- return status;
- 8007af0: f897 3023 ldrb.w r3, [r7, #35] @ 0x23
- }
- 8007af4: 4618 mov r0, r3
- 8007af6: 3728 adds r7, #40 @ 0x28
- 8007af8: 46bd mov sp, r7
- 8007afa: bd80 pop {r7, pc}
- 8007afc: 20008000 .word 0x20008000
- 08007b00 <HAL_DACEx_DMAUnderrunCallbackCh2>:
- * @param hdac pointer to a DAC_HandleTypeDef structure that contains
- * the configuration information for the specified DAC.
- * @retval None
- */
- __weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
- {
- 8007b00: b480 push {r7}
- 8007b02: b083 sub sp, #12
- 8007b04: af00 add r7, sp, #0
- 8007b06: 6078 str r0, [r7, #4]
- UNUSED(hdac);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
- */
- }
- 8007b08: bf00 nop
- 8007b0a: 370c adds r7, #12
- 8007b0c: 46bd mov sp, r7
- 8007b0e: f85d 7b04 ldr.w r7, [sp], #4
- 8007b12: 4770 bx lr
- 08007b14 <HAL_DMA_Init>:
- * @param hdma: Pointer to a DMA_HandleTypeDef structure that contains
- * the configuration information for the specified DMA Stream.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
- {
- 8007b14: b580 push {r7, lr}
- 8007b16: b086 sub sp, #24
- 8007b18: af00 add r7, sp, #0
- 8007b1a: 6078 str r0, [r7, #4]
- uint32_t registerValue;
- uint32_t tickstart = HAL_GetTick();
- 8007b1c: f7fd fc5e bl 80053dc <HAL_GetTick>
- 8007b20: 6138 str r0, [r7, #16]
- DMA_Base_Registers *regs_dma;
- BDMA_Base_Registers *regs_bdma;
- /* Check the DMA peripheral handle */
- if(hdma == NULL)
- 8007b22: 687b ldr r3, [r7, #4]
- 8007b24: 2b00 cmp r3, #0
- 8007b26: d101 bne.n 8007b2c <HAL_DMA_Init+0x18>
- {
- return HAL_ERROR;
- 8007b28: 2301 movs r3, #1
- 8007b2a: e316 b.n 800815a <HAL_DMA_Init+0x646>
- assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
- assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
- assert_param(IS_DMA_MODE(hdma->Init.Mode));
- assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 8007b2c: 687b ldr r3, [r7, #4]
- 8007b2e: 681b ldr r3, [r3, #0]
- 8007b30: 4a66 ldr r2, [pc, #408] @ (8007ccc <HAL_DMA_Init+0x1b8>)
- 8007b32: 4293 cmp r3, r2
- 8007b34: d04a beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b36: 687b ldr r3, [r7, #4]
- 8007b38: 681b ldr r3, [r3, #0]
- 8007b3a: 4a65 ldr r2, [pc, #404] @ (8007cd0 <HAL_DMA_Init+0x1bc>)
- 8007b3c: 4293 cmp r3, r2
- 8007b3e: d045 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b40: 687b ldr r3, [r7, #4]
- 8007b42: 681b ldr r3, [r3, #0]
- 8007b44: 4a63 ldr r2, [pc, #396] @ (8007cd4 <HAL_DMA_Init+0x1c0>)
- 8007b46: 4293 cmp r3, r2
- 8007b48: d040 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b4a: 687b ldr r3, [r7, #4]
- 8007b4c: 681b ldr r3, [r3, #0]
- 8007b4e: 4a62 ldr r2, [pc, #392] @ (8007cd8 <HAL_DMA_Init+0x1c4>)
- 8007b50: 4293 cmp r3, r2
- 8007b52: d03b beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b54: 687b ldr r3, [r7, #4]
- 8007b56: 681b ldr r3, [r3, #0]
- 8007b58: 4a60 ldr r2, [pc, #384] @ (8007cdc <HAL_DMA_Init+0x1c8>)
- 8007b5a: 4293 cmp r3, r2
- 8007b5c: d036 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b5e: 687b ldr r3, [r7, #4]
- 8007b60: 681b ldr r3, [r3, #0]
- 8007b62: 4a5f ldr r2, [pc, #380] @ (8007ce0 <HAL_DMA_Init+0x1cc>)
- 8007b64: 4293 cmp r3, r2
- 8007b66: d031 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b68: 687b ldr r3, [r7, #4]
- 8007b6a: 681b ldr r3, [r3, #0]
- 8007b6c: 4a5d ldr r2, [pc, #372] @ (8007ce4 <HAL_DMA_Init+0x1d0>)
- 8007b6e: 4293 cmp r3, r2
- 8007b70: d02c beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b72: 687b ldr r3, [r7, #4]
- 8007b74: 681b ldr r3, [r3, #0]
- 8007b76: 4a5c ldr r2, [pc, #368] @ (8007ce8 <HAL_DMA_Init+0x1d4>)
- 8007b78: 4293 cmp r3, r2
- 8007b7a: d027 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b7c: 687b ldr r3, [r7, #4]
- 8007b7e: 681b ldr r3, [r3, #0]
- 8007b80: 4a5a ldr r2, [pc, #360] @ (8007cec <HAL_DMA_Init+0x1d8>)
- 8007b82: 4293 cmp r3, r2
- 8007b84: d022 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b86: 687b ldr r3, [r7, #4]
- 8007b88: 681b ldr r3, [r3, #0]
- 8007b8a: 4a59 ldr r2, [pc, #356] @ (8007cf0 <HAL_DMA_Init+0x1dc>)
- 8007b8c: 4293 cmp r3, r2
- 8007b8e: d01d beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b90: 687b ldr r3, [r7, #4]
- 8007b92: 681b ldr r3, [r3, #0]
- 8007b94: 4a57 ldr r2, [pc, #348] @ (8007cf4 <HAL_DMA_Init+0x1e0>)
- 8007b96: 4293 cmp r3, r2
- 8007b98: d018 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007b9a: 687b ldr r3, [r7, #4]
- 8007b9c: 681b ldr r3, [r3, #0]
- 8007b9e: 4a56 ldr r2, [pc, #344] @ (8007cf8 <HAL_DMA_Init+0x1e4>)
- 8007ba0: 4293 cmp r3, r2
- 8007ba2: d013 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007ba4: 687b ldr r3, [r7, #4]
- 8007ba6: 681b ldr r3, [r3, #0]
- 8007ba8: 4a54 ldr r2, [pc, #336] @ (8007cfc <HAL_DMA_Init+0x1e8>)
- 8007baa: 4293 cmp r3, r2
- 8007bac: d00e beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007bae: 687b ldr r3, [r7, #4]
- 8007bb0: 681b ldr r3, [r3, #0]
- 8007bb2: 4a53 ldr r2, [pc, #332] @ (8007d00 <HAL_DMA_Init+0x1ec>)
- 8007bb4: 4293 cmp r3, r2
- 8007bb6: d009 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007bb8: 687b ldr r3, [r7, #4]
- 8007bba: 681b ldr r3, [r3, #0]
- 8007bbc: 4a51 ldr r2, [pc, #324] @ (8007d04 <HAL_DMA_Init+0x1f0>)
- 8007bbe: 4293 cmp r3, r2
- 8007bc0: d004 beq.n 8007bcc <HAL_DMA_Init+0xb8>
- 8007bc2: 687b ldr r3, [r7, #4]
- 8007bc4: 681b ldr r3, [r3, #0]
- 8007bc6: 4a50 ldr r2, [pc, #320] @ (8007d08 <HAL_DMA_Init+0x1f4>)
- 8007bc8: 4293 cmp r3, r2
- 8007bca: d101 bne.n 8007bd0 <HAL_DMA_Init+0xbc>
- 8007bcc: 2301 movs r3, #1
- 8007bce: e000 b.n 8007bd2 <HAL_DMA_Init+0xbe>
- 8007bd0: 2300 movs r3, #0
- 8007bd2: 2b00 cmp r3, #0
- 8007bd4: f000 813b beq.w 8007e4e <HAL_DMA_Init+0x33a>
- assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
- assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
- }
- /* Change DMA peripheral state */
- hdma->State = HAL_DMA_STATE_BUSY;
- 8007bd8: 687b ldr r3, [r7, #4]
- 8007bda: 2202 movs r2, #2
- 8007bdc: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Allocate lock resource */
- __HAL_UNLOCK(hdma);
- 8007be0: 687b ldr r3, [r7, #4]
- 8007be2: 2200 movs r2, #0
- 8007be4: f883 2034 strb.w r2, [r3, #52] @ 0x34
- /* Disable the peripheral */
- __HAL_DMA_DISABLE(hdma);
- 8007be8: 687b ldr r3, [r7, #4]
- 8007bea: 681b ldr r3, [r3, #0]
- 8007bec: 4a37 ldr r2, [pc, #220] @ (8007ccc <HAL_DMA_Init+0x1b8>)
- 8007bee: 4293 cmp r3, r2
- 8007bf0: d04a beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007bf2: 687b ldr r3, [r7, #4]
- 8007bf4: 681b ldr r3, [r3, #0]
- 8007bf6: 4a36 ldr r2, [pc, #216] @ (8007cd0 <HAL_DMA_Init+0x1bc>)
- 8007bf8: 4293 cmp r3, r2
- 8007bfa: d045 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007bfc: 687b ldr r3, [r7, #4]
- 8007bfe: 681b ldr r3, [r3, #0]
- 8007c00: 4a34 ldr r2, [pc, #208] @ (8007cd4 <HAL_DMA_Init+0x1c0>)
- 8007c02: 4293 cmp r3, r2
- 8007c04: d040 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c06: 687b ldr r3, [r7, #4]
- 8007c08: 681b ldr r3, [r3, #0]
- 8007c0a: 4a33 ldr r2, [pc, #204] @ (8007cd8 <HAL_DMA_Init+0x1c4>)
- 8007c0c: 4293 cmp r3, r2
- 8007c0e: d03b beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c10: 687b ldr r3, [r7, #4]
- 8007c12: 681b ldr r3, [r3, #0]
- 8007c14: 4a31 ldr r2, [pc, #196] @ (8007cdc <HAL_DMA_Init+0x1c8>)
- 8007c16: 4293 cmp r3, r2
- 8007c18: d036 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c1a: 687b ldr r3, [r7, #4]
- 8007c1c: 681b ldr r3, [r3, #0]
- 8007c1e: 4a30 ldr r2, [pc, #192] @ (8007ce0 <HAL_DMA_Init+0x1cc>)
- 8007c20: 4293 cmp r3, r2
- 8007c22: d031 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c24: 687b ldr r3, [r7, #4]
- 8007c26: 681b ldr r3, [r3, #0]
- 8007c28: 4a2e ldr r2, [pc, #184] @ (8007ce4 <HAL_DMA_Init+0x1d0>)
- 8007c2a: 4293 cmp r3, r2
- 8007c2c: d02c beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c2e: 687b ldr r3, [r7, #4]
- 8007c30: 681b ldr r3, [r3, #0]
- 8007c32: 4a2d ldr r2, [pc, #180] @ (8007ce8 <HAL_DMA_Init+0x1d4>)
- 8007c34: 4293 cmp r3, r2
- 8007c36: d027 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c38: 687b ldr r3, [r7, #4]
- 8007c3a: 681b ldr r3, [r3, #0]
- 8007c3c: 4a2b ldr r2, [pc, #172] @ (8007cec <HAL_DMA_Init+0x1d8>)
- 8007c3e: 4293 cmp r3, r2
- 8007c40: d022 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c42: 687b ldr r3, [r7, #4]
- 8007c44: 681b ldr r3, [r3, #0]
- 8007c46: 4a2a ldr r2, [pc, #168] @ (8007cf0 <HAL_DMA_Init+0x1dc>)
- 8007c48: 4293 cmp r3, r2
- 8007c4a: d01d beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c4c: 687b ldr r3, [r7, #4]
- 8007c4e: 681b ldr r3, [r3, #0]
- 8007c50: 4a28 ldr r2, [pc, #160] @ (8007cf4 <HAL_DMA_Init+0x1e0>)
- 8007c52: 4293 cmp r3, r2
- 8007c54: d018 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c56: 687b ldr r3, [r7, #4]
- 8007c58: 681b ldr r3, [r3, #0]
- 8007c5a: 4a27 ldr r2, [pc, #156] @ (8007cf8 <HAL_DMA_Init+0x1e4>)
- 8007c5c: 4293 cmp r3, r2
- 8007c5e: d013 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c60: 687b ldr r3, [r7, #4]
- 8007c62: 681b ldr r3, [r3, #0]
- 8007c64: 4a25 ldr r2, [pc, #148] @ (8007cfc <HAL_DMA_Init+0x1e8>)
- 8007c66: 4293 cmp r3, r2
- 8007c68: d00e beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c6a: 687b ldr r3, [r7, #4]
- 8007c6c: 681b ldr r3, [r3, #0]
- 8007c6e: 4a24 ldr r2, [pc, #144] @ (8007d00 <HAL_DMA_Init+0x1ec>)
- 8007c70: 4293 cmp r3, r2
- 8007c72: d009 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c74: 687b ldr r3, [r7, #4]
- 8007c76: 681b ldr r3, [r3, #0]
- 8007c78: 4a22 ldr r2, [pc, #136] @ (8007d04 <HAL_DMA_Init+0x1f0>)
- 8007c7a: 4293 cmp r3, r2
- 8007c7c: d004 beq.n 8007c88 <HAL_DMA_Init+0x174>
- 8007c7e: 687b ldr r3, [r7, #4]
- 8007c80: 681b ldr r3, [r3, #0]
- 8007c82: 4a21 ldr r2, [pc, #132] @ (8007d08 <HAL_DMA_Init+0x1f4>)
- 8007c84: 4293 cmp r3, r2
- 8007c86: d108 bne.n 8007c9a <HAL_DMA_Init+0x186>
- 8007c88: 687b ldr r3, [r7, #4]
- 8007c8a: 681b ldr r3, [r3, #0]
- 8007c8c: 681a ldr r2, [r3, #0]
- 8007c8e: 687b ldr r3, [r7, #4]
- 8007c90: 681b ldr r3, [r3, #0]
- 8007c92: f022 0201 bic.w r2, r2, #1
- 8007c96: 601a str r2, [r3, #0]
- 8007c98: e007 b.n 8007caa <HAL_DMA_Init+0x196>
- 8007c9a: 687b ldr r3, [r7, #4]
- 8007c9c: 681b ldr r3, [r3, #0]
- 8007c9e: 681a ldr r2, [r3, #0]
- 8007ca0: 687b ldr r3, [r7, #4]
- 8007ca2: 681b ldr r3, [r3, #0]
- 8007ca4: f022 0201 bic.w r2, r2, #1
- 8007ca8: 601a str r2, [r3, #0]
- /* Check if the DMA Stream is effectively disabled */
- while((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
- 8007caa: e02f b.n 8007d0c <HAL_DMA_Init+0x1f8>
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
- 8007cac: f7fd fb96 bl 80053dc <HAL_GetTick>
- 8007cb0: 4602 mov r2, r0
- 8007cb2: 693b ldr r3, [r7, #16]
- 8007cb4: 1ad3 subs r3, r2, r3
- 8007cb6: 2b05 cmp r3, #5
- 8007cb8: d928 bls.n 8007d0c <HAL_DMA_Init+0x1f8>
- {
- /* Update error code */
- hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
- 8007cba: 687b ldr r3, [r7, #4]
- 8007cbc: 2220 movs r2, #32
- 8007cbe: 655a str r2, [r3, #84] @ 0x54
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_ERROR;
- 8007cc0: 687b ldr r3, [r7, #4]
- 8007cc2: 2203 movs r2, #3
- 8007cc4: f883 2035 strb.w r2, [r3, #53] @ 0x35
- return HAL_ERROR;
- 8007cc8: 2301 movs r3, #1
- 8007cca: e246 b.n 800815a <HAL_DMA_Init+0x646>
- 8007ccc: 40020010 .word 0x40020010
- 8007cd0: 40020028 .word 0x40020028
- 8007cd4: 40020040 .word 0x40020040
- 8007cd8: 40020058 .word 0x40020058
- 8007cdc: 40020070 .word 0x40020070
- 8007ce0: 40020088 .word 0x40020088
- 8007ce4: 400200a0 .word 0x400200a0
- 8007ce8: 400200b8 .word 0x400200b8
- 8007cec: 40020410 .word 0x40020410
- 8007cf0: 40020428 .word 0x40020428
- 8007cf4: 40020440 .word 0x40020440
- 8007cf8: 40020458 .word 0x40020458
- 8007cfc: 40020470 .word 0x40020470
- 8007d00: 40020488 .word 0x40020488
- 8007d04: 400204a0 .word 0x400204a0
- 8007d08: 400204b8 .word 0x400204b8
- while((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
- 8007d0c: 687b ldr r3, [r7, #4]
- 8007d0e: 681b ldr r3, [r3, #0]
- 8007d10: 681b ldr r3, [r3, #0]
- 8007d12: f003 0301 and.w r3, r3, #1
- 8007d16: 2b00 cmp r3, #0
- 8007d18: d1c8 bne.n 8007cac <HAL_DMA_Init+0x198>
- }
- }
- /* Get the CR register value */
- registerValue = ((DMA_Stream_TypeDef *)hdma->Instance)->CR;
- 8007d1a: 687b ldr r3, [r7, #4]
- 8007d1c: 681b ldr r3, [r3, #0]
- 8007d1e: 681b ldr r3, [r3, #0]
- 8007d20: 617b str r3, [r7, #20]
- /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
- registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
- 8007d22: 697a ldr r2, [r7, #20]
- 8007d24: 4b83 ldr r3, [pc, #524] @ (8007f34 <HAL_DMA_Init+0x420>)
- 8007d26: 4013 ands r3, r2
- 8007d28: 617b str r3, [r7, #20]
- DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | \
- DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC | \
- DMA_SxCR_DIR | DMA_SxCR_CT | DMA_SxCR_DBM));
- /* Prepare the DMA Stream configuration */
- registerValue |= hdma->Init.Direction |
- 8007d2a: 687b ldr r3, [r7, #4]
- 8007d2c: 689a ldr r2, [r3, #8]
- hdma->Init.PeriphInc | hdma->Init.MemInc |
- 8007d2e: 687b ldr r3, [r7, #4]
- 8007d30: 68db ldr r3, [r3, #12]
- registerValue |= hdma->Init.Direction |
- 8007d32: 431a orrs r2, r3
- hdma->Init.PeriphInc | hdma->Init.MemInc |
- 8007d34: 687b ldr r3, [r7, #4]
- 8007d36: 691b ldr r3, [r3, #16]
- 8007d38: 431a orrs r2, r3
- hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
- 8007d3a: 687b ldr r3, [r7, #4]
- 8007d3c: 695b ldr r3, [r3, #20]
- hdma->Init.PeriphInc | hdma->Init.MemInc |
- 8007d3e: 431a orrs r2, r3
- hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
- 8007d40: 687b ldr r3, [r7, #4]
- 8007d42: 699b ldr r3, [r3, #24]
- 8007d44: 431a orrs r2, r3
- hdma->Init.Mode | hdma->Init.Priority;
- 8007d46: 687b ldr r3, [r7, #4]
- 8007d48: 69db ldr r3, [r3, #28]
- hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
- 8007d4a: 431a orrs r2, r3
- hdma->Init.Mode | hdma->Init.Priority;
- 8007d4c: 687b ldr r3, [r7, #4]
- 8007d4e: 6a1b ldr r3, [r3, #32]
- 8007d50: 4313 orrs r3, r2
- registerValue |= hdma->Init.Direction |
- 8007d52: 697a ldr r2, [r7, #20]
- 8007d54: 4313 orrs r3, r2
- 8007d56: 617b str r3, [r7, #20]
- /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
- if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
- 8007d58: 687b ldr r3, [r7, #4]
- 8007d5a: 6a5b ldr r3, [r3, #36] @ 0x24
- 8007d5c: 2b04 cmp r3, #4
- 8007d5e: d107 bne.n 8007d70 <HAL_DMA_Init+0x25c>
- {
- /* Get memory burst and peripheral burst */
- registerValue |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
- 8007d60: 687b ldr r3, [r7, #4]
- 8007d62: 6ada ldr r2, [r3, #44] @ 0x2c
- 8007d64: 687b ldr r3, [r7, #4]
- 8007d66: 6b1b ldr r3, [r3, #48] @ 0x30
- 8007d68: 4313 orrs r3, r2
- 8007d6a: 697a ldr r2, [r7, #20]
- 8007d6c: 4313 orrs r3, r2
- 8007d6e: 617b str r3, [r7, #20]
- }
- /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
- lock when transferring data to/from USART/UART */
- #if (STM32H7_DEV_ID == 0x450UL)
- if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
- 8007d70: 4b71 ldr r3, [pc, #452] @ (8007f38 <HAL_DMA_Init+0x424>)
- 8007d72: 681a ldr r2, [r3, #0]
- 8007d74: 4b71 ldr r3, [pc, #452] @ (8007f3c <HAL_DMA_Init+0x428>)
- 8007d76: 4013 ands r3, r2
- 8007d78: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 8007d7c: d328 bcc.n 8007dd0 <HAL_DMA_Init+0x2bc>
- {
- #endif /* STM32H7_DEV_ID == 0x450UL */
- if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
- 8007d7e: 687b ldr r3, [r7, #4]
- 8007d80: 685b ldr r3, [r3, #4]
- 8007d82: 2b28 cmp r3, #40 @ 0x28
- 8007d84: d903 bls.n 8007d8e <HAL_DMA_Init+0x27a>
- 8007d86: 687b ldr r3, [r7, #4]
- 8007d88: 685b ldr r3, [r3, #4]
- 8007d8a: 2b2e cmp r3, #46 @ 0x2e
- 8007d8c: d917 bls.n 8007dbe <HAL_DMA_Init+0x2aa>
- 8007d8e: 687b ldr r3, [r7, #4]
- 8007d90: 685b ldr r3, [r3, #4]
- 8007d92: 2b3e cmp r3, #62 @ 0x3e
- 8007d94: d903 bls.n 8007d9e <HAL_DMA_Init+0x28a>
- 8007d96: 687b ldr r3, [r7, #4]
- 8007d98: 685b ldr r3, [r3, #4]
- 8007d9a: 2b42 cmp r3, #66 @ 0x42
- 8007d9c: d90f bls.n 8007dbe <HAL_DMA_Init+0x2aa>
- 8007d9e: 687b ldr r3, [r7, #4]
- 8007da0: 685b ldr r3, [r3, #4]
- 8007da2: 2b46 cmp r3, #70 @ 0x46
- 8007da4: d903 bls.n 8007dae <HAL_DMA_Init+0x29a>
- 8007da6: 687b ldr r3, [r7, #4]
- 8007da8: 685b ldr r3, [r3, #4]
- 8007daa: 2b48 cmp r3, #72 @ 0x48
- 8007dac: d907 bls.n 8007dbe <HAL_DMA_Init+0x2aa>
- 8007dae: 687b ldr r3, [r7, #4]
- 8007db0: 685b ldr r3, [r3, #4]
- 8007db2: 2b4e cmp r3, #78 @ 0x4e
- 8007db4: d905 bls.n 8007dc2 <HAL_DMA_Init+0x2ae>
- 8007db6: 687b ldr r3, [r7, #4]
- 8007db8: 685b ldr r3, [r3, #4]
- 8007dba: 2b52 cmp r3, #82 @ 0x52
- 8007dbc: d801 bhi.n 8007dc2 <HAL_DMA_Init+0x2ae>
- 8007dbe: 2301 movs r3, #1
- 8007dc0: e000 b.n 8007dc4 <HAL_DMA_Init+0x2b0>
- 8007dc2: 2300 movs r3, #0
- 8007dc4: 2b00 cmp r3, #0
- 8007dc6: d003 beq.n 8007dd0 <HAL_DMA_Init+0x2bc>
- {
- registerValue |= DMA_SxCR_TRBUFF;
- 8007dc8: 697b ldr r3, [r7, #20]
- 8007dca: f443 1380 orr.w r3, r3, #1048576 @ 0x100000
- 8007dce: 617b str r3, [r7, #20]
- #if (STM32H7_DEV_ID == 0x450UL)
- }
- #endif /* STM32H7_DEV_ID == 0x450UL */
- /* Write to DMA Stream CR register */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR = registerValue;
- 8007dd0: 687b ldr r3, [r7, #4]
- 8007dd2: 681b ldr r3, [r3, #0]
- 8007dd4: 697a ldr r2, [r7, #20]
- 8007dd6: 601a str r2, [r3, #0]
- /* Get the FCR register value */
- registerValue = ((DMA_Stream_TypeDef *)hdma->Instance)->FCR;
- 8007dd8: 687b ldr r3, [r7, #4]
- 8007dda: 681b ldr r3, [r3, #0]
- 8007ddc: 695b ldr r3, [r3, #20]
- 8007dde: 617b str r3, [r7, #20]
- /* Clear Direct mode and FIFO threshold bits */
- registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
- 8007de0: 697b ldr r3, [r7, #20]
- 8007de2: f023 0307 bic.w r3, r3, #7
- 8007de6: 617b str r3, [r7, #20]
- /* Prepare the DMA Stream FIFO configuration */
- registerValue |= hdma->Init.FIFOMode;
- 8007de8: 687b ldr r3, [r7, #4]
- 8007dea: 6a5b ldr r3, [r3, #36] @ 0x24
- 8007dec: 697a ldr r2, [r7, #20]
- 8007dee: 4313 orrs r3, r2
- 8007df0: 617b str r3, [r7, #20]
- /* the FIFO threshold is not used when the FIFO mode is disabled */
- if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
- 8007df2: 687b ldr r3, [r7, #4]
- 8007df4: 6a5b ldr r3, [r3, #36] @ 0x24
- 8007df6: 2b04 cmp r3, #4
- 8007df8: d117 bne.n 8007e2a <HAL_DMA_Init+0x316>
- {
- /* Get the FIFO threshold */
- registerValue |= hdma->Init.FIFOThreshold;
- 8007dfa: 687b ldr r3, [r7, #4]
- 8007dfc: 6a9b ldr r3, [r3, #40] @ 0x28
- 8007dfe: 697a ldr r2, [r7, #20]
- 8007e00: 4313 orrs r3, r2
- 8007e02: 617b str r3, [r7, #20]
- /* Check compatibility between FIFO threshold level and size of the memory burst */
- /* for INCR4, INCR8, INCR16 */
- if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
- 8007e04: 687b ldr r3, [r7, #4]
- 8007e06: 6adb ldr r3, [r3, #44] @ 0x2c
- 8007e08: 2b00 cmp r3, #0
- 8007e0a: d00e beq.n 8007e2a <HAL_DMA_Init+0x316>
- {
- if (DMA_CheckFifoParam(hdma) != HAL_OK)
- 8007e0c: 6878 ldr r0, [r7, #4]
- 8007e0e: f002 fb33 bl 800a478 <DMA_CheckFifoParam>
- 8007e12: 4603 mov r3, r0
- 8007e14: 2b00 cmp r3, #0
- 8007e16: d008 beq.n 8007e2a <HAL_DMA_Init+0x316>
- {
- /* Update error code */
- hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
- 8007e18: 687b ldr r3, [r7, #4]
- 8007e1a: 2240 movs r2, #64 @ 0x40
- 8007e1c: 655a str r2, [r3, #84] @ 0x54
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 8007e1e: 687b ldr r3, [r7, #4]
- 8007e20: 2201 movs r2, #1
- 8007e22: f883 2035 strb.w r2, [r3, #53] @ 0x35
- return HAL_ERROR;
- 8007e26: 2301 movs r3, #1
- 8007e28: e197 b.n 800815a <HAL_DMA_Init+0x646>
- }
- }
- }
- /* Write to DMA Stream FCR */
- ((DMA_Stream_TypeDef *)hdma->Instance)->FCR = registerValue;
- 8007e2a: 687b ldr r3, [r7, #4]
- 8007e2c: 681b ldr r3, [r3, #0]
- 8007e2e: 697a ldr r2, [r7, #20]
- 8007e30: 615a str r2, [r3, #20]
- /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
- DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
- regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
- 8007e32: 6878 ldr r0, [r7, #4]
- 8007e34: f002 fa6e bl 800a314 <DMA_CalcBaseAndBitshift>
- 8007e38: 4603 mov r3, r0
- 8007e3a: 60bb str r3, [r7, #8]
- /* Clear all interrupt flags */
- regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
- 8007e3c: 687b ldr r3, [r7, #4]
- 8007e3e: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8007e40: f003 031f and.w r3, r3, #31
- 8007e44: 223f movs r2, #63 @ 0x3f
- 8007e46: 409a lsls r2, r3
- 8007e48: 68bb ldr r3, [r7, #8]
- 8007e4a: 609a str r2, [r3, #8]
- 8007e4c: e0cd b.n 8007fea <HAL_DMA_Init+0x4d6>
- }
- else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
- 8007e4e: 687b ldr r3, [r7, #4]
- 8007e50: 681b ldr r3, [r3, #0]
- 8007e52: 4a3b ldr r2, [pc, #236] @ (8007f40 <HAL_DMA_Init+0x42c>)
- 8007e54: 4293 cmp r3, r2
- 8007e56: d022 beq.n 8007e9e <HAL_DMA_Init+0x38a>
- 8007e58: 687b ldr r3, [r7, #4]
- 8007e5a: 681b ldr r3, [r3, #0]
- 8007e5c: 4a39 ldr r2, [pc, #228] @ (8007f44 <HAL_DMA_Init+0x430>)
- 8007e5e: 4293 cmp r3, r2
- 8007e60: d01d beq.n 8007e9e <HAL_DMA_Init+0x38a>
- 8007e62: 687b ldr r3, [r7, #4]
- 8007e64: 681b ldr r3, [r3, #0]
- 8007e66: 4a38 ldr r2, [pc, #224] @ (8007f48 <HAL_DMA_Init+0x434>)
- 8007e68: 4293 cmp r3, r2
- 8007e6a: d018 beq.n 8007e9e <HAL_DMA_Init+0x38a>
- 8007e6c: 687b ldr r3, [r7, #4]
- 8007e6e: 681b ldr r3, [r3, #0]
- 8007e70: 4a36 ldr r2, [pc, #216] @ (8007f4c <HAL_DMA_Init+0x438>)
- 8007e72: 4293 cmp r3, r2
- 8007e74: d013 beq.n 8007e9e <HAL_DMA_Init+0x38a>
- 8007e76: 687b ldr r3, [r7, #4]
- 8007e78: 681b ldr r3, [r3, #0]
- 8007e7a: 4a35 ldr r2, [pc, #212] @ (8007f50 <HAL_DMA_Init+0x43c>)
- 8007e7c: 4293 cmp r3, r2
- 8007e7e: d00e beq.n 8007e9e <HAL_DMA_Init+0x38a>
- 8007e80: 687b ldr r3, [r7, #4]
- 8007e82: 681b ldr r3, [r3, #0]
- 8007e84: 4a33 ldr r2, [pc, #204] @ (8007f54 <HAL_DMA_Init+0x440>)
- 8007e86: 4293 cmp r3, r2
- 8007e88: d009 beq.n 8007e9e <HAL_DMA_Init+0x38a>
- 8007e8a: 687b ldr r3, [r7, #4]
- 8007e8c: 681b ldr r3, [r3, #0]
- 8007e8e: 4a32 ldr r2, [pc, #200] @ (8007f58 <HAL_DMA_Init+0x444>)
- 8007e90: 4293 cmp r3, r2
- 8007e92: d004 beq.n 8007e9e <HAL_DMA_Init+0x38a>
- 8007e94: 687b ldr r3, [r7, #4]
- 8007e96: 681b ldr r3, [r3, #0]
- 8007e98: 4a30 ldr r2, [pc, #192] @ (8007f5c <HAL_DMA_Init+0x448>)
- 8007e9a: 4293 cmp r3, r2
- 8007e9c: d101 bne.n 8007ea2 <HAL_DMA_Init+0x38e>
- 8007e9e: 2301 movs r3, #1
- 8007ea0: e000 b.n 8007ea4 <HAL_DMA_Init+0x390>
- 8007ea2: 2300 movs r3, #0
- 8007ea4: 2b00 cmp r3, #0
- 8007ea6: f000 8097 beq.w 8007fd8 <HAL_DMA_Init+0x4c4>
- {
- if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
- 8007eaa: 687b ldr r3, [r7, #4]
- 8007eac: 681b ldr r3, [r3, #0]
- 8007eae: 4a24 ldr r2, [pc, #144] @ (8007f40 <HAL_DMA_Init+0x42c>)
- 8007eb0: 4293 cmp r3, r2
- 8007eb2: d021 beq.n 8007ef8 <HAL_DMA_Init+0x3e4>
- 8007eb4: 687b ldr r3, [r7, #4]
- 8007eb6: 681b ldr r3, [r3, #0]
- 8007eb8: 4a22 ldr r2, [pc, #136] @ (8007f44 <HAL_DMA_Init+0x430>)
- 8007eba: 4293 cmp r3, r2
- 8007ebc: d01c beq.n 8007ef8 <HAL_DMA_Init+0x3e4>
- 8007ebe: 687b ldr r3, [r7, #4]
- 8007ec0: 681b ldr r3, [r3, #0]
- 8007ec2: 4a21 ldr r2, [pc, #132] @ (8007f48 <HAL_DMA_Init+0x434>)
- 8007ec4: 4293 cmp r3, r2
- 8007ec6: d017 beq.n 8007ef8 <HAL_DMA_Init+0x3e4>
- 8007ec8: 687b ldr r3, [r7, #4]
- 8007eca: 681b ldr r3, [r3, #0]
- 8007ecc: 4a1f ldr r2, [pc, #124] @ (8007f4c <HAL_DMA_Init+0x438>)
- 8007ece: 4293 cmp r3, r2
- 8007ed0: d012 beq.n 8007ef8 <HAL_DMA_Init+0x3e4>
- 8007ed2: 687b ldr r3, [r7, #4]
- 8007ed4: 681b ldr r3, [r3, #0]
- 8007ed6: 4a1e ldr r2, [pc, #120] @ (8007f50 <HAL_DMA_Init+0x43c>)
- 8007ed8: 4293 cmp r3, r2
- 8007eda: d00d beq.n 8007ef8 <HAL_DMA_Init+0x3e4>
- 8007edc: 687b ldr r3, [r7, #4]
- 8007ede: 681b ldr r3, [r3, #0]
- 8007ee0: 4a1c ldr r2, [pc, #112] @ (8007f54 <HAL_DMA_Init+0x440>)
- 8007ee2: 4293 cmp r3, r2
- 8007ee4: d008 beq.n 8007ef8 <HAL_DMA_Init+0x3e4>
- 8007ee6: 687b ldr r3, [r7, #4]
- 8007ee8: 681b ldr r3, [r3, #0]
- 8007eea: 4a1b ldr r2, [pc, #108] @ (8007f58 <HAL_DMA_Init+0x444>)
- 8007eec: 4293 cmp r3, r2
- 8007eee: d003 beq.n 8007ef8 <HAL_DMA_Init+0x3e4>
- 8007ef0: 687b ldr r3, [r7, #4]
- 8007ef2: 681b ldr r3, [r3, #0]
- 8007ef4: 4a19 ldr r2, [pc, #100] @ (8007f5c <HAL_DMA_Init+0x448>)
- 8007ef6: 4293 cmp r3, r2
- /* Check the request parameter */
- assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
- }
- /* Change DMA peripheral state */
- hdma->State = HAL_DMA_STATE_BUSY;
- 8007ef8: 687b ldr r3, [r7, #4]
- 8007efa: 2202 movs r2, #2
- 8007efc: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Allocate lock resource */
- __HAL_UNLOCK(hdma);
- 8007f00: 687b ldr r3, [r7, #4]
- 8007f02: 2200 movs r2, #0
- 8007f04: f883 2034 strb.w r2, [r3, #52] @ 0x34
- /* Get the CR register value */
- registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
- 8007f08: 687b ldr r3, [r7, #4]
- 8007f0a: 681b ldr r3, [r3, #0]
- 8007f0c: 681b ldr r3, [r3, #0]
- 8007f0e: 617b str r3, [r7, #20]
- /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
- registerValue &= ((uint32_t)~(BDMA_CCR_PL | BDMA_CCR_MSIZE | BDMA_CCR_PSIZE | \
- 8007f10: 697a ldr r2, [r7, #20]
- 8007f12: 4b13 ldr r3, [pc, #76] @ (8007f60 <HAL_DMA_Init+0x44c>)
- 8007f14: 4013 ands r3, r2
- 8007f16: 617b str r3, [r7, #20]
- BDMA_CCR_MINC | BDMA_CCR_PINC | BDMA_CCR_CIRC | \
- BDMA_CCR_DIR | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM | \
- BDMA_CCR_CT));
- /* Prepare the DMA Channel configuration */
- registerValue |= DMA_TO_BDMA_DIRECTION(hdma->Init.Direction) |
- 8007f18: 687b ldr r3, [r7, #4]
- 8007f1a: 689b ldr r3, [r3, #8]
- 8007f1c: 2b40 cmp r3, #64 @ 0x40
- 8007f1e: d021 beq.n 8007f64 <HAL_DMA_Init+0x450>
- 8007f20: 687b ldr r3, [r7, #4]
- 8007f22: 689b ldr r3, [r3, #8]
- 8007f24: 2b80 cmp r3, #128 @ 0x80
- 8007f26: d102 bne.n 8007f2e <HAL_DMA_Init+0x41a>
- 8007f28: f44f 4380 mov.w r3, #16384 @ 0x4000
- 8007f2c: e01b b.n 8007f66 <HAL_DMA_Init+0x452>
- 8007f2e: 2300 movs r3, #0
- 8007f30: e019 b.n 8007f66 <HAL_DMA_Init+0x452>
- 8007f32: bf00 nop
- 8007f34: fe10803f .word 0xfe10803f
- 8007f38: 5c001000 .word 0x5c001000
- 8007f3c: ffff0000 .word 0xffff0000
- 8007f40: 58025408 .word 0x58025408
- 8007f44: 5802541c .word 0x5802541c
- 8007f48: 58025430 .word 0x58025430
- 8007f4c: 58025444 .word 0x58025444
- 8007f50: 58025458 .word 0x58025458
- 8007f54: 5802546c .word 0x5802546c
- 8007f58: 58025480 .word 0x58025480
- 8007f5c: 58025494 .word 0x58025494
- 8007f60: fffe000f .word 0xfffe000f
- 8007f64: 2310 movs r3, #16
- DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc) |
- 8007f66: 687a ldr r2, [r7, #4]
- 8007f68: 68d2 ldr r2, [r2, #12]
- 8007f6a: 08d2 lsrs r2, r2, #3
- registerValue |= DMA_TO_BDMA_DIRECTION(hdma->Init.Direction) |
- 8007f6c: 431a orrs r2, r3
- DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc) |
- 8007f6e: 687b ldr r3, [r7, #4]
- 8007f70: 691b ldr r3, [r3, #16]
- 8007f72: 08db lsrs r3, r3, #3
- DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc) |
- 8007f74: 431a orrs r2, r3
- DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
- 8007f76: 687b ldr r3, [r7, #4]
- 8007f78: 695b ldr r3, [r3, #20]
- 8007f7a: 08db lsrs r3, r3, #3
- DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc) |
- 8007f7c: 431a orrs r2, r3
- DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment) |
- 8007f7e: 687b ldr r3, [r7, #4]
- 8007f80: 699b ldr r3, [r3, #24]
- 8007f82: 08db lsrs r3, r3, #3
- DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
- 8007f84: 431a orrs r2, r3
- DMA_TO_BDMA_MODE(hdma->Init.Mode) |
- 8007f86: 687b ldr r3, [r7, #4]
- 8007f88: 69db ldr r3, [r3, #28]
- 8007f8a: 08db lsrs r3, r3, #3
- DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment) |
- 8007f8c: 431a orrs r2, r3
- DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
- 8007f8e: 687b ldr r3, [r7, #4]
- 8007f90: 6a1b ldr r3, [r3, #32]
- 8007f92: 091b lsrs r3, r3, #4
- DMA_TO_BDMA_MODE(hdma->Init.Mode) |
- 8007f94: 4313 orrs r3, r2
- registerValue |= DMA_TO_BDMA_DIRECTION(hdma->Init.Direction) |
- 8007f96: 697a ldr r2, [r7, #20]
- 8007f98: 4313 orrs r3, r2
- 8007f9a: 617b str r3, [r7, #20]
- /* Write to DMA Channel CR register */
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
- 8007f9c: 687b ldr r3, [r7, #4]
- 8007f9e: 681b ldr r3, [r3, #0]
- 8007fa0: 697a ldr r2, [r7, #20]
- 8007fa2: 601a str r2, [r3, #0]
- /* calculation of the channel index */
- hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
- 8007fa4: 687b ldr r3, [r7, #4]
- 8007fa6: 681b ldr r3, [r3, #0]
- 8007fa8: 461a mov r2, r3
- 8007faa: 4b6e ldr r3, [pc, #440] @ (8008164 <HAL_DMA_Init+0x650>)
- 8007fac: 4413 add r3, r2
- 8007fae: 4a6e ldr r2, [pc, #440] @ (8008168 <HAL_DMA_Init+0x654>)
- 8007fb0: fba2 2303 umull r2, r3, r2, r3
- 8007fb4: 091b lsrs r3, r3, #4
- 8007fb6: 009a lsls r2, r3, #2
- 8007fb8: 687b ldr r3, [r7, #4]
- 8007fba: 65da str r2, [r3, #92] @ 0x5c
- /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
- DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
- regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
- 8007fbc: 6878 ldr r0, [r7, #4]
- 8007fbe: f002 f9a9 bl 800a314 <DMA_CalcBaseAndBitshift>
- 8007fc2: 4603 mov r3, r0
- 8007fc4: 60fb str r3, [r7, #12]
- /* Clear all interrupt flags */
- regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
- 8007fc6: 687b ldr r3, [r7, #4]
- 8007fc8: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8007fca: f003 031f and.w r3, r3, #31
- 8007fce: 2201 movs r2, #1
- 8007fd0: 409a lsls r2, r3
- 8007fd2: 68fb ldr r3, [r7, #12]
- 8007fd4: 605a str r2, [r3, #4]
- 8007fd6: e008 b.n 8007fea <HAL_DMA_Init+0x4d6>
- }
- else
- {
- hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
- 8007fd8: 687b ldr r3, [r7, #4]
- 8007fda: 2240 movs r2, #64 @ 0x40
- 8007fdc: 655a str r2, [r3, #84] @ 0x54
- hdma->State = HAL_DMA_STATE_ERROR;
- 8007fde: 687b ldr r3, [r7, #4]
- 8007fe0: 2203 movs r2, #3
- 8007fe2: f883 2035 strb.w r2, [r3, #53] @ 0x35
- return HAL_ERROR;
- 8007fe6: 2301 movs r3, #1
- 8007fe8: e0b7 b.n 800815a <HAL_DMA_Init+0x646>
- }
- if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
- 8007fea: 687b ldr r3, [r7, #4]
- 8007fec: 681b ldr r3, [r3, #0]
- 8007fee: 4a5f ldr r2, [pc, #380] @ (800816c <HAL_DMA_Init+0x658>)
- 8007ff0: 4293 cmp r3, r2
- 8007ff2: d072 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8007ff4: 687b ldr r3, [r7, #4]
- 8007ff6: 681b ldr r3, [r3, #0]
- 8007ff8: 4a5d ldr r2, [pc, #372] @ (8008170 <HAL_DMA_Init+0x65c>)
- 8007ffa: 4293 cmp r3, r2
- 8007ffc: d06d beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8007ffe: 687b ldr r3, [r7, #4]
- 8008000: 681b ldr r3, [r3, #0]
- 8008002: 4a5c ldr r2, [pc, #368] @ (8008174 <HAL_DMA_Init+0x660>)
- 8008004: 4293 cmp r3, r2
- 8008006: d068 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008008: 687b ldr r3, [r7, #4]
- 800800a: 681b ldr r3, [r3, #0]
- 800800c: 4a5a ldr r2, [pc, #360] @ (8008178 <HAL_DMA_Init+0x664>)
- 800800e: 4293 cmp r3, r2
- 8008010: d063 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008012: 687b ldr r3, [r7, #4]
- 8008014: 681b ldr r3, [r3, #0]
- 8008016: 4a59 ldr r2, [pc, #356] @ (800817c <HAL_DMA_Init+0x668>)
- 8008018: 4293 cmp r3, r2
- 800801a: d05e beq.n 80080da <HAL_DMA_Init+0x5c6>
- 800801c: 687b ldr r3, [r7, #4]
- 800801e: 681b ldr r3, [r3, #0]
- 8008020: 4a57 ldr r2, [pc, #348] @ (8008180 <HAL_DMA_Init+0x66c>)
- 8008022: 4293 cmp r3, r2
- 8008024: d059 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008026: 687b ldr r3, [r7, #4]
- 8008028: 681b ldr r3, [r3, #0]
- 800802a: 4a56 ldr r2, [pc, #344] @ (8008184 <HAL_DMA_Init+0x670>)
- 800802c: 4293 cmp r3, r2
- 800802e: d054 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008030: 687b ldr r3, [r7, #4]
- 8008032: 681b ldr r3, [r3, #0]
- 8008034: 4a54 ldr r2, [pc, #336] @ (8008188 <HAL_DMA_Init+0x674>)
- 8008036: 4293 cmp r3, r2
- 8008038: d04f beq.n 80080da <HAL_DMA_Init+0x5c6>
- 800803a: 687b ldr r3, [r7, #4]
- 800803c: 681b ldr r3, [r3, #0]
- 800803e: 4a53 ldr r2, [pc, #332] @ (800818c <HAL_DMA_Init+0x678>)
- 8008040: 4293 cmp r3, r2
- 8008042: d04a beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008044: 687b ldr r3, [r7, #4]
- 8008046: 681b ldr r3, [r3, #0]
- 8008048: 4a51 ldr r2, [pc, #324] @ (8008190 <HAL_DMA_Init+0x67c>)
- 800804a: 4293 cmp r3, r2
- 800804c: d045 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 800804e: 687b ldr r3, [r7, #4]
- 8008050: 681b ldr r3, [r3, #0]
- 8008052: 4a50 ldr r2, [pc, #320] @ (8008194 <HAL_DMA_Init+0x680>)
- 8008054: 4293 cmp r3, r2
- 8008056: d040 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008058: 687b ldr r3, [r7, #4]
- 800805a: 681b ldr r3, [r3, #0]
- 800805c: 4a4e ldr r2, [pc, #312] @ (8008198 <HAL_DMA_Init+0x684>)
- 800805e: 4293 cmp r3, r2
- 8008060: d03b beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008062: 687b ldr r3, [r7, #4]
- 8008064: 681b ldr r3, [r3, #0]
- 8008066: 4a4d ldr r2, [pc, #308] @ (800819c <HAL_DMA_Init+0x688>)
- 8008068: 4293 cmp r3, r2
- 800806a: d036 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 800806c: 687b ldr r3, [r7, #4]
- 800806e: 681b ldr r3, [r3, #0]
- 8008070: 4a4b ldr r2, [pc, #300] @ (80081a0 <HAL_DMA_Init+0x68c>)
- 8008072: 4293 cmp r3, r2
- 8008074: d031 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008076: 687b ldr r3, [r7, #4]
- 8008078: 681b ldr r3, [r3, #0]
- 800807a: 4a4a ldr r2, [pc, #296] @ (80081a4 <HAL_DMA_Init+0x690>)
- 800807c: 4293 cmp r3, r2
- 800807e: d02c beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008080: 687b ldr r3, [r7, #4]
- 8008082: 681b ldr r3, [r3, #0]
- 8008084: 4a48 ldr r2, [pc, #288] @ (80081a8 <HAL_DMA_Init+0x694>)
- 8008086: 4293 cmp r3, r2
- 8008088: d027 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 800808a: 687b ldr r3, [r7, #4]
- 800808c: 681b ldr r3, [r3, #0]
- 800808e: 4a47 ldr r2, [pc, #284] @ (80081ac <HAL_DMA_Init+0x698>)
- 8008090: 4293 cmp r3, r2
- 8008092: d022 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 8008094: 687b ldr r3, [r7, #4]
- 8008096: 681b ldr r3, [r3, #0]
- 8008098: 4a45 ldr r2, [pc, #276] @ (80081b0 <HAL_DMA_Init+0x69c>)
- 800809a: 4293 cmp r3, r2
- 800809c: d01d beq.n 80080da <HAL_DMA_Init+0x5c6>
- 800809e: 687b ldr r3, [r7, #4]
- 80080a0: 681b ldr r3, [r3, #0]
- 80080a2: 4a44 ldr r2, [pc, #272] @ (80081b4 <HAL_DMA_Init+0x6a0>)
- 80080a4: 4293 cmp r3, r2
- 80080a6: d018 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 80080a8: 687b ldr r3, [r7, #4]
- 80080aa: 681b ldr r3, [r3, #0]
- 80080ac: 4a42 ldr r2, [pc, #264] @ (80081b8 <HAL_DMA_Init+0x6a4>)
- 80080ae: 4293 cmp r3, r2
- 80080b0: d013 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 80080b2: 687b ldr r3, [r7, #4]
- 80080b4: 681b ldr r3, [r3, #0]
- 80080b6: 4a41 ldr r2, [pc, #260] @ (80081bc <HAL_DMA_Init+0x6a8>)
- 80080b8: 4293 cmp r3, r2
- 80080ba: d00e beq.n 80080da <HAL_DMA_Init+0x5c6>
- 80080bc: 687b ldr r3, [r7, #4]
- 80080be: 681b ldr r3, [r3, #0]
- 80080c0: 4a3f ldr r2, [pc, #252] @ (80081c0 <HAL_DMA_Init+0x6ac>)
- 80080c2: 4293 cmp r3, r2
- 80080c4: d009 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 80080c6: 687b ldr r3, [r7, #4]
- 80080c8: 681b ldr r3, [r3, #0]
- 80080ca: 4a3e ldr r2, [pc, #248] @ (80081c4 <HAL_DMA_Init+0x6b0>)
- 80080cc: 4293 cmp r3, r2
- 80080ce: d004 beq.n 80080da <HAL_DMA_Init+0x5c6>
- 80080d0: 687b ldr r3, [r7, #4]
- 80080d2: 681b ldr r3, [r3, #0]
- 80080d4: 4a3c ldr r2, [pc, #240] @ (80081c8 <HAL_DMA_Init+0x6b4>)
- 80080d6: 4293 cmp r3, r2
- 80080d8: d101 bne.n 80080de <HAL_DMA_Init+0x5ca>
- 80080da: 2301 movs r3, #1
- 80080dc: e000 b.n 80080e0 <HAL_DMA_Init+0x5cc>
- 80080de: 2300 movs r3, #0
- 80080e0: 2b00 cmp r3, #0
- 80080e2: d032 beq.n 800814a <HAL_DMA_Init+0x636>
- {
- /* Initialize parameters for DMAMUX channel :
- DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
- */
- DMA_CalcDMAMUXChannelBaseAndMask(hdma);
- 80080e4: 6878 ldr r0, [r7, #4]
- 80080e6: f002 fa43 bl 800a570 <DMA_CalcDMAMUXChannelBaseAndMask>
- if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
- 80080ea: 687b ldr r3, [r7, #4]
- 80080ec: 689b ldr r3, [r3, #8]
- 80080ee: 2b80 cmp r3, #128 @ 0x80
- 80080f0: d102 bne.n 80080f8 <HAL_DMA_Init+0x5e4>
- {
- /* if memory to memory force the request to 0*/
- hdma->Init.Request = DMA_REQUEST_MEM2MEM;
- 80080f2: 687b ldr r3, [r7, #4]
- 80080f4: 2200 movs r2, #0
- 80080f6: 605a str r2, [r3, #4]
- }
- /* Set peripheral request to DMAMUX channel */
- hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
- 80080f8: 687b ldr r3, [r7, #4]
- 80080fa: 685a ldr r2, [r3, #4]
- 80080fc: 687b ldr r3, [r7, #4]
- 80080fe: 6e1b ldr r3, [r3, #96] @ 0x60
- 8008100: b2d2 uxtb r2, r2
- 8008102: 601a str r2, [r3, #0]
- /* Clear the DMAMUX synchro overrun flag */
- hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
- 8008104: 687b ldr r3, [r7, #4]
- 8008106: 6e5b ldr r3, [r3, #100] @ 0x64
- 8008108: 687a ldr r2, [r7, #4]
- 800810a: 6e92 ldr r2, [r2, #104] @ 0x68
- 800810c: 605a str r2, [r3, #4]
- /* Initialize parameters for DMAMUX request generator :
- if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
- */
- if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
- 800810e: 687b ldr r3, [r7, #4]
- 8008110: 685b ldr r3, [r3, #4]
- 8008112: 2b00 cmp r3, #0
- 8008114: d010 beq.n 8008138 <HAL_DMA_Init+0x624>
- 8008116: 687b ldr r3, [r7, #4]
- 8008118: 685b ldr r3, [r3, #4]
- 800811a: 2b08 cmp r3, #8
- 800811c: d80c bhi.n 8008138 <HAL_DMA_Init+0x624>
- {
- /* Initialize parameters for DMAMUX request generator :
- DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
- DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
- 800811e: 6878 ldr r0, [r7, #4]
- 8008120: f002 fac0 bl 800a6a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
- /* Reset the DMAMUX request generator register */
- hdma->DMAmuxRequestGen->RGCR = 0U;
- 8008124: 687b ldr r3, [r7, #4]
- 8008126: 6edb ldr r3, [r3, #108] @ 0x6c
- 8008128: 2200 movs r2, #0
- 800812a: 601a str r2, [r3, #0]
- /* Clear the DMAMUX request generator overrun flag */
- hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
- 800812c: 687b ldr r3, [r7, #4]
- 800812e: 6f1b ldr r3, [r3, #112] @ 0x70
- 8008130: 687a ldr r2, [r7, #4]
- 8008132: 6f52 ldr r2, [r2, #116] @ 0x74
- 8008134: 605a str r2, [r3, #4]
- 8008136: e008 b.n 800814a <HAL_DMA_Init+0x636>
- }
- else
- {
- hdma->DMAmuxRequestGen = 0U;
- 8008138: 687b ldr r3, [r7, #4]
- 800813a: 2200 movs r2, #0
- 800813c: 66da str r2, [r3, #108] @ 0x6c
- hdma->DMAmuxRequestGenStatus = 0U;
- 800813e: 687b ldr r3, [r7, #4]
- 8008140: 2200 movs r2, #0
- 8008142: 671a str r2, [r3, #112] @ 0x70
- hdma->DMAmuxRequestGenStatusMask = 0U;
- 8008144: 687b ldr r3, [r7, #4]
- 8008146: 2200 movs r2, #0
- 8008148: 675a str r2, [r3, #116] @ 0x74
- }
- }
- /* Initialize the error code */
- hdma->ErrorCode = HAL_DMA_ERROR_NONE;
- 800814a: 687b ldr r3, [r7, #4]
- 800814c: 2200 movs r2, #0
- 800814e: 655a str r2, [r3, #84] @ 0x54
- /* Initialize the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 8008150: 687b ldr r3, [r7, #4]
- 8008152: 2201 movs r2, #1
- 8008154: f883 2035 strb.w r2, [r3, #53] @ 0x35
- return HAL_OK;
- 8008158: 2300 movs r3, #0
- }
- 800815a: 4618 mov r0, r3
- 800815c: 3718 adds r7, #24
- 800815e: 46bd mov sp, r7
- 8008160: bd80 pop {r7, pc}
- 8008162: bf00 nop
- 8008164: a7fdabf8 .word 0xa7fdabf8
- 8008168: cccccccd .word 0xcccccccd
- 800816c: 40020010 .word 0x40020010
- 8008170: 40020028 .word 0x40020028
- 8008174: 40020040 .word 0x40020040
- 8008178: 40020058 .word 0x40020058
- 800817c: 40020070 .word 0x40020070
- 8008180: 40020088 .word 0x40020088
- 8008184: 400200a0 .word 0x400200a0
- 8008188: 400200b8 .word 0x400200b8
- 800818c: 40020410 .word 0x40020410
- 8008190: 40020428 .word 0x40020428
- 8008194: 40020440 .word 0x40020440
- 8008198: 40020458 .word 0x40020458
- 800819c: 40020470 .word 0x40020470
- 80081a0: 40020488 .word 0x40020488
- 80081a4: 400204a0 .word 0x400204a0
- 80081a8: 400204b8 .word 0x400204b8
- 80081ac: 58025408 .word 0x58025408
- 80081b0: 5802541c .word 0x5802541c
- 80081b4: 58025430 .word 0x58025430
- 80081b8: 58025444 .word 0x58025444
- 80081bc: 58025458 .word 0x58025458
- 80081c0: 5802546c .word 0x5802546c
- 80081c4: 58025480 .word 0x58025480
- 80081c8: 58025494 .word 0x58025494
- 080081cc <HAL_DMA_Start_IT>:
- * @param DstAddress: The destination memory Buffer address
- * @param DataLength: The length of data to be transferred from source to destination
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
- {
- 80081cc: b580 push {r7, lr}
- 80081ce: b086 sub sp, #24
- 80081d0: af00 add r7, sp, #0
- 80081d2: 60f8 str r0, [r7, #12]
- 80081d4: 60b9 str r1, [r7, #8]
- 80081d6: 607a str r2, [r7, #4]
- 80081d8: 603b str r3, [r7, #0]
- HAL_StatusTypeDef status = HAL_OK;
- 80081da: 2300 movs r3, #0
- 80081dc: 75fb strb r3, [r7, #23]
- /* Check the parameters */
- assert_param(IS_DMA_BUFFER_SIZE(DataLength));
- /* Check the DMA peripheral handle */
- if(hdma == NULL)
- 80081de: 68fb ldr r3, [r7, #12]
- 80081e0: 2b00 cmp r3, #0
- 80081e2: d101 bne.n 80081e8 <HAL_DMA_Start_IT+0x1c>
- {
- return HAL_ERROR;
- 80081e4: 2301 movs r3, #1
- 80081e6: e226 b.n 8008636 <HAL_DMA_Start_IT+0x46a>
- }
- /* Process locked */
- __HAL_LOCK(hdma);
- 80081e8: 68fb ldr r3, [r7, #12]
- 80081ea: f893 3034 ldrb.w r3, [r3, #52] @ 0x34
- 80081ee: 2b01 cmp r3, #1
- 80081f0: d101 bne.n 80081f6 <HAL_DMA_Start_IT+0x2a>
- 80081f2: 2302 movs r3, #2
- 80081f4: e21f b.n 8008636 <HAL_DMA_Start_IT+0x46a>
- 80081f6: 68fb ldr r3, [r7, #12]
- 80081f8: 2201 movs r2, #1
- 80081fa: f883 2034 strb.w r2, [r3, #52] @ 0x34
- if(HAL_DMA_STATE_READY == hdma->State)
- 80081fe: 68fb ldr r3, [r7, #12]
- 8008200: f893 3035 ldrb.w r3, [r3, #53] @ 0x35
- 8008204: b2db uxtb r3, r3
- 8008206: 2b01 cmp r3, #1
- 8008208: f040 820a bne.w 8008620 <HAL_DMA_Start_IT+0x454>
- {
- /* Change DMA peripheral state */
- hdma->State = HAL_DMA_STATE_BUSY;
- 800820c: 68fb ldr r3, [r7, #12]
- 800820e: 2202 movs r2, #2
- 8008210: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Initialize the error code */
- hdma->ErrorCode = HAL_DMA_ERROR_NONE;
- 8008214: 68fb ldr r3, [r7, #12]
- 8008216: 2200 movs r2, #0
- 8008218: 655a str r2, [r3, #84] @ 0x54
- /* Disable the peripheral */
- __HAL_DMA_DISABLE(hdma);
- 800821a: 68fb ldr r3, [r7, #12]
- 800821c: 681b ldr r3, [r3, #0]
- 800821e: 4a68 ldr r2, [pc, #416] @ (80083c0 <HAL_DMA_Start_IT+0x1f4>)
- 8008220: 4293 cmp r3, r2
- 8008222: d04a beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008224: 68fb ldr r3, [r7, #12]
- 8008226: 681b ldr r3, [r3, #0]
- 8008228: 4a66 ldr r2, [pc, #408] @ (80083c4 <HAL_DMA_Start_IT+0x1f8>)
- 800822a: 4293 cmp r3, r2
- 800822c: d045 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 800822e: 68fb ldr r3, [r7, #12]
- 8008230: 681b ldr r3, [r3, #0]
- 8008232: 4a65 ldr r2, [pc, #404] @ (80083c8 <HAL_DMA_Start_IT+0x1fc>)
- 8008234: 4293 cmp r3, r2
- 8008236: d040 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008238: 68fb ldr r3, [r7, #12]
- 800823a: 681b ldr r3, [r3, #0]
- 800823c: 4a63 ldr r2, [pc, #396] @ (80083cc <HAL_DMA_Start_IT+0x200>)
- 800823e: 4293 cmp r3, r2
- 8008240: d03b beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008242: 68fb ldr r3, [r7, #12]
- 8008244: 681b ldr r3, [r3, #0]
- 8008246: 4a62 ldr r2, [pc, #392] @ (80083d0 <HAL_DMA_Start_IT+0x204>)
- 8008248: 4293 cmp r3, r2
- 800824a: d036 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 800824c: 68fb ldr r3, [r7, #12]
- 800824e: 681b ldr r3, [r3, #0]
- 8008250: 4a60 ldr r2, [pc, #384] @ (80083d4 <HAL_DMA_Start_IT+0x208>)
- 8008252: 4293 cmp r3, r2
- 8008254: d031 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008256: 68fb ldr r3, [r7, #12]
- 8008258: 681b ldr r3, [r3, #0]
- 800825a: 4a5f ldr r2, [pc, #380] @ (80083d8 <HAL_DMA_Start_IT+0x20c>)
- 800825c: 4293 cmp r3, r2
- 800825e: d02c beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008260: 68fb ldr r3, [r7, #12]
- 8008262: 681b ldr r3, [r3, #0]
- 8008264: 4a5d ldr r2, [pc, #372] @ (80083dc <HAL_DMA_Start_IT+0x210>)
- 8008266: 4293 cmp r3, r2
- 8008268: d027 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 800826a: 68fb ldr r3, [r7, #12]
- 800826c: 681b ldr r3, [r3, #0]
- 800826e: 4a5c ldr r2, [pc, #368] @ (80083e0 <HAL_DMA_Start_IT+0x214>)
- 8008270: 4293 cmp r3, r2
- 8008272: d022 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008274: 68fb ldr r3, [r7, #12]
- 8008276: 681b ldr r3, [r3, #0]
- 8008278: 4a5a ldr r2, [pc, #360] @ (80083e4 <HAL_DMA_Start_IT+0x218>)
- 800827a: 4293 cmp r3, r2
- 800827c: d01d beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 800827e: 68fb ldr r3, [r7, #12]
- 8008280: 681b ldr r3, [r3, #0]
- 8008282: 4a59 ldr r2, [pc, #356] @ (80083e8 <HAL_DMA_Start_IT+0x21c>)
- 8008284: 4293 cmp r3, r2
- 8008286: d018 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008288: 68fb ldr r3, [r7, #12]
- 800828a: 681b ldr r3, [r3, #0]
- 800828c: 4a57 ldr r2, [pc, #348] @ (80083ec <HAL_DMA_Start_IT+0x220>)
- 800828e: 4293 cmp r3, r2
- 8008290: d013 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 8008292: 68fb ldr r3, [r7, #12]
- 8008294: 681b ldr r3, [r3, #0]
- 8008296: 4a56 ldr r2, [pc, #344] @ (80083f0 <HAL_DMA_Start_IT+0x224>)
- 8008298: 4293 cmp r3, r2
- 800829a: d00e beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 800829c: 68fb ldr r3, [r7, #12]
- 800829e: 681b ldr r3, [r3, #0]
- 80082a0: 4a54 ldr r2, [pc, #336] @ (80083f4 <HAL_DMA_Start_IT+0x228>)
- 80082a2: 4293 cmp r3, r2
- 80082a4: d009 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 80082a6: 68fb ldr r3, [r7, #12]
- 80082a8: 681b ldr r3, [r3, #0]
- 80082aa: 4a53 ldr r2, [pc, #332] @ (80083f8 <HAL_DMA_Start_IT+0x22c>)
- 80082ac: 4293 cmp r3, r2
- 80082ae: d004 beq.n 80082ba <HAL_DMA_Start_IT+0xee>
- 80082b0: 68fb ldr r3, [r7, #12]
- 80082b2: 681b ldr r3, [r3, #0]
- 80082b4: 4a51 ldr r2, [pc, #324] @ (80083fc <HAL_DMA_Start_IT+0x230>)
- 80082b6: 4293 cmp r3, r2
- 80082b8: d108 bne.n 80082cc <HAL_DMA_Start_IT+0x100>
- 80082ba: 68fb ldr r3, [r7, #12]
- 80082bc: 681b ldr r3, [r3, #0]
- 80082be: 681a ldr r2, [r3, #0]
- 80082c0: 68fb ldr r3, [r7, #12]
- 80082c2: 681b ldr r3, [r3, #0]
- 80082c4: f022 0201 bic.w r2, r2, #1
- 80082c8: 601a str r2, [r3, #0]
- 80082ca: e007 b.n 80082dc <HAL_DMA_Start_IT+0x110>
- 80082cc: 68fb ldr r3, [r7, #12]
- 80082ce: 681b ldr r3, [r3, #0]
- 80082d0: 681a ldr r2, [r3, #0]
- 80082d2: 68fb ldr r3, [r7, #12]
- 80082d4: 681b ldr r3, [r3, #0]
- 80082d6: f022 0201 bic.w r2, r2, #1
- 80082da: 601a str r2, [r3, #0]
- /* Configure the source, destination address and the data length */
- DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
- 80082dc: 683b ldr r3, [r7, #0]
- 80082de: 687a ldr r2, [r7, #4]
- 80082e0: 68b9 ldr r1, [r7, #8]
- 80082e2: 68f8 ldr r0, [r7, #12]
- 80082e4: f001 fe6a bl 8009fbc <DMA_SetConfig>
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 80082e8: 68fb ldr r3, [r7, #12]
- 80082ea: 681b ldr r3, [r3, #0]
- 80082ec: 4a34 ldr r2, [pc, #208] @ (80083c0 <HAL_DMA_Start_IT+0x1f4>)
- 80082ee: 4293 cmp r3, r2
- 80082f0: d04a beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 80082f2: 68fb ldr r3, [r7, #12]
- 80082f4: 681b ldr r3, [r3, #0]
- 80082f6: 4a33 ldr r2, [pc, #204] @ (80083c4 <HAL_DMA_Start_IT+0x1f8>)
- 80082f8: 4293 cmp r3, r2
- 80082fa: d045 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 80082fc: 68fb ldr r3, [r7, #12]
- 80082fe: 681b ldr r3, [r3, #0]
- 8008300: 4a31 ldr r2, [pc, #196] @ (80083c8 <HAL_DMA_Start_IT+0x1fc>)
- 8008302: 4293 cmp r3, r2
- 8008304: d040 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008306: 68fb ldr r3, [r7, #12]
- 8008308: 681b ldr r3, [r3, #0]
- 800830a: 4a30 ldr r2, [pc, #192] @ (80083cc <HAL_DMA_Start_IT+0x200>)
- 800830c: 4293 cmp r3, r2
- 800830e: d03b beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008310: 68fb ldr r3, [r7, #12]
- 8008312: 681b ldr r3, [r3, #0]
- 8008314: 4a2e ldr r2, [pc, #184] @ (80083d0 <HAL_DMA_Start_IT+0x204>)
- 8008316: 4293 cmp r3, r2
- 8008318: d036 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 800831a: 68fb ldr r3, [r7, #12]
- 800831c: 681b ldr r3, [r3, #0]
- 800831e: 4a2d ldr r2, [pc, #180] @ (80083d4 <HAL_DMA_Start_IT+0x208>)
- 8008320: 4293 cmp r3, r2
- 8008322: d031 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008324: 68fb ldr r3, [r7, #12]
- 8008326: 681b ldr r3, [r3, #0]
- 8008328: 4a2b ldr r2, [pc, #172] @ (80083d8 <HAL_DMA_Start_IT+0x20c>)
- 800832a: 4293 cmp r3, r2
- 800832c: d02c beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 800832e: 68fb ldr r3, [r7, #12]
- 8008330: 681b ldr r3, [r3, #0]
- 8008332: 4a2a ldr r2, [pc, #168] @ (80083dc <HAL_DMA_Start_IT+0x210>)
- 8008334: 4293 cmp r3, r2
- 8008336: d027 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008338: 68fb ldr r3, [r7, #12]
- 800833a: 681b ldr r3, [r3, #0]
- 800833c: 4a28 ldr r2, [pc, #160] @ (80083e0 <HAL_DMA_Start_IT+0x214>)
- 800833e: 4293 cmp r3, r2
- 8008340: d022 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008342: 68fb ldr r3, [r7, #12]
- 8008344: 681b ldr r3, [r3, #0]
- 8008346: 4a27 ldr r2, [pc, #156] @ (80083e4 <HAL_DMA_Start_IT+0x218>)
- 8008348: 4293 cmp r3, r2
- 800834a: d01d beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 800834c: 68fb ldr r3, [r7, #12]
- 800834e: 681b ldr r3, [r3, #0]
- 8008350: 4a25 ldr r2, [pc, #148] @ (80083e8 <HAL_DMA_Start_IT+0x21c>)
- 8008352: 4293 cmp r3, r2
- 8008354: d018 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008356: 68fb ldr r3, [r7, #12]
- 8008358: 681b ldr r3, [r3, #0]
- 800835a: 4a24 ldr r2, [pc, #144] @ (80083ec <HAL_DMA_Start_IT+0x220>)
- 800835c: 4293 cmp r3, r2
- 800835e: d013 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008360: 68fb ldr r3, [r7, #12]
- 8008362: 681b ldr r3, [r3, #0]
- 8008364: 4a22 ldr r2, [pc, #136] @ (80083f0 <HAL_DMA_Start_IT+0x224>)
- 8008366: 4293 cmp r3, r2
- 8008368: d00e beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 800836a: 68fb ldr r3, [r7, #12]
- 800836c: 681b ldr r3, [r3, #0]
- 800836e: 4a21 ldr r2, [pc, #132] @ (80083f4 <HAL_DMA_Start_IT+0x228>)
- 8008370: 4293 cmp r3, r2
- 8008372: d009 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 8008374: 68fb ldr r3, [r7, #12]
- 8008376: 681b ldr r3, [r3, #0]
- 8008378: 4a1f ldr r2, [pc, #124] @ (80083f8 <HAL_DMA_Start_IT+0x22c>)
- 800837a: 4293 cmp r3, r2
- 800837c: d004 beq.n 8008388 <HAL_DMA_Start_IT+0x1bc>
- 800837e: 68fb ldr r3, [r7, #12]
- 8008380: 681b ldr r3, [r3, #0]
- 8008382: 4a1e ldr r2, [pc, #120] @ (80083fc <HAL_DMA_Start_IT+0x230>)
- 8008384: 4293 cmp r3, r2
- 8008386: d101 bne.n 800838c <HAL_DMA_Start_IT+0x1c0>
- 8008388: 2301 movs r3, #1
- 800838a: e000 b.n 800838e <HAL_DMA_Start_IT+0x1c2>
- 800838c: 2300 movs r3, #0
- 800838e: 2b00 cmp r3, #0
- 8008390: d036 beq.n 8008400 <HAL_DMA_Start_IT+0x234>
- {
- /* Enable Common interrupts*/
- MODIFY_REG(((DMA_Stream_TypeDef *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
- 8008392: 68fb ldr r3, [r7, #12]
- 8008394: 681b ldr r3, [r3, #0]
- 8008396: 681b ldr r3, [r3, #0]
- 8008398: f023 021e bic.w r2, r3, #30
- 800839c: 68fb ldr r3, [r7, #12]
- 800839e: 681b ldr r3, [r3, #0]
- 80083a0: f042 0216 orr.w r2, r2, #22
- 80083a4: 601a str r2, [r3, #0]
- if(hdma->XferHalfCpltCallback != NULL)
- 80083a6: 68fb ldr r3, [r7, #12]
- 80083a8: 6c1b ldr r3, [r3, #64] @ 0x40
- 80083aa: 2b00 cmp r3, #0
- 80083ac: d03e beq.n 800842c <HAL_DMA_Start_IT+0x260>
- {
- /* Enable Half Transfer IT if corresponding Callback is set */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR |= DMA_IT_HT;
- 80083ae: 68fb ldr r3, [r7, #12]
- 80083b0: 681b ldr r3, [r3, #0]
- 80083b2: 681a ldr r2, [r3, #0]
- 80083b4: 68fb ldr r3, [r7, #12]
- 80083b6: 681b ldr r3, [r3, #0]
- 80083b8: f042 0208 orr.w r2, r2, #8
- 80083bc: 601a str r2, [r3, #0]
- 80083be: e035 b.n 800842c <HAL_DMA_Start_IT+0x260>
- 80083c0: 40020010 .word 0x40020010
- 80083c4: 40020028 .word 0x40020028
- 80083c8: 40020040 .word 0x40020040
- 80083cc: 40020058 .word 0x40020058
- 80083d0: 40020070 .word 0x40020070
- 80083d4: 40020088 .word 0x40020088
- 80083d8: 400200a0 .word 0x400200a0
- 80083dc: 400200b8 .word 0x400200b8
- 80083e0: 40020410 .word 0x40020410
- 80083e4: 40020428 .word 0x40020428
- 80083e8: 40020440 .word 0x40020440
- 80083ec: 40020458 .word 0x40020458
- 80083f0: 40020470 .word 0x40020470
- 80083f4: 40020488 .word 0x40020488
- 80083f8: 400204a0 .word 0x400204a0
- 80083fc: 400204b8 .word 0x400204b8
- }
- }
- else /* BDMA channel */
- {
- /* Enable Common interrupts */
- MODIFY_REG(((BDMA_Channel_TypeDef *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
- 8008400: 68fb ldr r3, [r7, #12]
- 8008402: 681b ldr r3, [r3, #0]
- 8008404: 681b ldr r3, [r3, #0]
- 8008406: f023 020e bic.w r2, r3, #14
- 800840a: 68fb ldr r3, [r7, #12]
- 800840c: 681b ldr r3, [r3, #0]
- 800840e: f042 020a orr.w r2, r2, #10
- 8008412: 601a str r2, [r3, #0]
- if(hdma->XferHalfCpltCallback != NULL)
- 8008414: 68fb ldr r3, [r7, #12]
- 8008416: 6c1b ldr r3, [r3, #64] @ 0x40
- 8008418: 2b00 cmp r3, #0
- 800841a: d007 beq.n 800842c <HAL_DMA_Start_IT+0x260>
- {
- /*Enable Half Transfer IT if corresponding Callback is set */
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR |= BDMA_CCR_HTIE;
- 800841c: 68fb ldr r3, [r7, #12]
- 800841e: 681b ldr r3, [r3, #0]
- 8008420: 681a ldr r2, [r3, #0]
- 8008422: 68fb ldr r3, [r7, #12]
- 8008424: 681b ldr r3, [r3, #0]
- 8008426: f042 0204 orr.w r2, r2, #4
- 800842a: 601a str r2, [r3, #0]
- }
- }
- if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
- 800842c: 68fb ldr r3, [r7, #12]
- 800842e: 681b ldr r3, [r3, #0]
- 8008430: 4a83 ldr r2, [pc, #524] @ (8008640 <HAL_DMA_Start_IT+0x474>)
- 8008432: 4293 cmp r3, r2
- 8008434: d072 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008436: 68fb ldr r3, [r7, #12]
- 8008438: 681b ldr r3, [r3, #0]
- 800843a: 4a82 ldr r2, [pc, #520] @ (8008644 <HAL_DMA_Start_IT+0x478>)
- 800843c: 4293 cmp r3, r2
- 800843e: d06d beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008440: 68fb ldr r3, [r7, #12]
- 8008442: 681b ldr r3, [r3, #0]
- 8008444: 4a80 ldr r2, [pc, #512] @ (8008648 <HAL_DMA_Start_IT+0x47c>)
- 8008446: 4293 cmp r3, r2
- 8008448: d068 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 800844a: 68fb ldr r3, [r7, #12]
- 800844c: 681b ldr r3, [r3, #0]
- 800844e: 4a7f ldr r2, [pc, #508] @ (800864c <HAL_DMA_Start_IT+0x480>)
- 8008450: 4293 cmp r3, r2
- 8008452: d063 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008454: 68fb ldr r3, [r7, #12]
- 8008456: 681b ldr r3, [r3, #0]
- 8008458: 4a7d ldr r2, [pc, #500] @ (8008650 <HAL_DMA_Start_IT+0x484>)
- 800845a: 4293 cmp r3, r2
- 800845c: d05e beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 800845e: 68fb ldr r3, [r7, #12]
- 8008460: 681b ldr r3, [r3, #0]
- 8008462: 4a7c ldr r2, [pc, #496] @ (8008654 <HAL_DMA_Start_IT+0x488>)
- 8008464: 4293 cmp r3, r2
- 8008466: d059 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008468: 68fb ldr r3, [r7, #12]
- 800846a: 681b ldr r3, [r3, #0]
- 800846c: 4a7a ldr r2, [pc, #488] @ (8008658 <HAL_DMA_Start_IT+0x48c>)
- 800846e: 4293 cmp r3, r2
- 8008470: d054 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008472: 68fb ldr r3, [r7, #12]
- 8008474: 681b ldr r3, [r3, #0]
- 8008476: 4a79 ldr r2, [pc, #484] @ (800865c <HAL_DMA_Start_IT+0x490>)
- 8008478: 4293 cmp r3, r2
- 800847a: d04f beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 800847c: 68fb ldr r3, [r7, #12]
- 800847e: 681b ldr r3, [r3, #0]
- 8008480: 4a77 ldr r2, [pc, #476] @ (8008660 <HAL_DMA_Start_IT+0x494>)
- 8008482: 4293 cmp r3, r2
- 8008484: d04a beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008486: 68fb ldr r3, [r7, #12]
- 8008488: 681b ldr r3, [r3, #0]
- 800848a: 4a76 ldr r2, [pc, #472] @ (8008664 <HAL_DMA_Start_IT+0x498>)
- 800848c: 4293 cmp r3, r2
- 800848e: d045 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008490: 68fb ldr r3, [r7, #12]
- 8008492: 681b ldr r3, [r3, #0]
- 8008494: 4a74 ldr r2, [pc, #464] @ (8008668 <HAL_DMA_Start_IT+0x49c>)
- 8008496: 4293 cmp r3, r2
- 8008498: d040 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 800849a: 68fb ldr r3, [r7, #12]
- 800849c: 681b ldr r3, [r3, #0]
- 800849e: 4a73 ldr r2, [pc, #460] @ (800866c <HAL_DMA_Start_IT+0x4a0>)
- 80084a0: 4293 cmp r3, r2
- 80084a2: d03b beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084a4: 68fb ldr r3, [r7, #12]
- 80084a6: 681b ldr r3, [r3, #0]
- 80084a8: 4a71 ldr r2, [pc, #452] @ (8008670 <HAL_DMA_Start_IT+0x4a4>)
- 80084aa: 4293 cmp r3, r2
- 80084ac: d036 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084ae: 68fb ldr r3, [r7, #12]
- 80084b0: 681b ldr r3, [r3, #0]
- 80084b2: 4a70 ldr r2, [pc, #448] @ (8008674 <HAL_DMA_Start_IT+0x4a8>)
- 80084b4: 4293 cmp r3, r2
- 80084b6: d031 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084b8: 68fb ldr r3, [r7, #12]
- 80084ba: 681b ldr r3, [r3, #0]
- 80084bc: 4a6e ldr r2, [pc, #440] @ (8008678 <HAL_DMA_Start_IT+0x4ac>)
- 80084be: 4293 cmp r3, r2
- 80084c0: d02c beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084c2: 68fb ldr r3, [r7, #12]
- 80084c4: 681b ldr r3, [r3, #0]
- 80084c6: 4a6d ldr r2, [pc, #436] @ (800867c <HAL_DMA_Start_IT+0x4b0>)
- 80084c8: 4293 cmp r3, r2
- 80084ca: d027 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084cc: 68fb ldr r3, [r7, #12]
- 80084ce: 681b ldr r3, [r3, #0]
- 80084d0: 4a6b ldr r2, [pc, #428] @ (8008680 <HAL_DMA_Start_IT+0x4b4>)
- 80084d2: 4293 cmp r3, r2
- 80084d4: d022 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084d6: 68fb ldr r3, [r7, #12]
- 80084d8: 681b ldr r3, [r3, #0]
- 80084da: 4a6a ldr r2, [pc, #424] @ (8008684 <HAL_DMA_Start_IT+0x4b8>)
- 80084dc: 4293 cmp r3, r2
- 80084de: d01d beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084e0: 68fb ldr r3, [r7, #12]
- 80084e2: 681b ldr r3, [r3, #0]
- 80084e4: 4a68 ldr r2, [pc, #416] @ (8008688 <HAL_DMA_Start_IT+0x4bc>)
- 80084e6: 4293 cmp r3, r2
- 80084e8: d018 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084ea: 68fb ldr r3, [r7, #12]
- 80084ec: 681b ldr r3, [r3, #0]
- 80084ee: 4a67 ldr r2, [pc, #412] @ (800868c <HAL_DMA_Start_IT+0x4c0>)
- 80084f0: 4293 cmp r3, r2
- 80084f2: d013 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084f4: 68fb ldr r3, [r7, #12]
- 80084f6: 681b ldr r3, [r3, #0]
- 80084f8: 4a65 ldr r2, [pc, #404] @ (8008690 <HAL_DMA_Start_IT+0x4c4>)
- 80084fa: 4293 cmp r3, r2
- 80084fc: d00e beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 80084fe: 68fb ldr r3, [r7, #12]
- 8008500: 681b ldr r3, [r3, #0]
- 8008502: 4a64 ldr r2, [pc, #400] @ (8008694 <HAL_DMA_Start_IT+0x4c8>)
- 8008504: 4293 cmp r3, r2
- 8008506: d009 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008508: 68fb ldr r3, [r7, #12]
- 800850a: 681b ldr r3, [r3, #0]
- 800850c: 4a62 ldr r2, [pc, #392] @ (8008698 <HAL_DMA_Start_IT+0x4cc>)
- 800850e: 4293 cmp r3, r2
- 8008510: d004 beq.n 800851c <HAL_DMA_Start_IT+0x350>
- 8008512: 68fb ldr r3, [r7, #12]
- 8008514: 681b ldr r3, [r3, #0]
- 8008516: 4a61 ldr r2, [pc, #388] @ (800869c <HAL_DMA_Start_IT+0x4d0>)
- 8008518: 4293 cmp r3, r2
- 800851a: d101 bne.n 8008520 <HAL_DMA_Start_IT+0x354>
- 800851c: 2301 movs r3, #1
- 800851e: e000 b.n 8008522 <HAL_DMA_Start_IT+0x356>
- 8008520: 2300 movs r3, #0
- 8008522: 2b00 cmp r3, #0
- 8008524: d01a beq.n 800855c <HAL_DMA_Start_IT+0x390>
- {
- /* Check if DMAMUX Synchronization is enabled */
- if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
- 8008526: 68fb ldr r3, [r7, #12]
- 8008528: 6e1b ldr r3, [r3, #96] @ 0x60
- 800852a: 681b ldr r3, [r3, #0]
- 800852c: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 8008530: 2b00 cmp r3, #0
- 8008532: d007 beq.n 8008544 <HAL_DMA_Start_IT+0x378>
- {
- /* Enable DMAMUX sync overrun IT*/
- hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
- 8008534: 68fb ldr r3, [r7, #12]
- 8008536: 6e1b ldr r3, [r3, #96] @ 0x60
- 8008538: 681a ldr r2, [r3, #0]
- 800853a: 68fb ldr r3, [r7, #12]
- 800853c: 6e1b ldr r3, [r3, #96] @ 0x60
- 800853e: f442 7280 orr.w r2, r2, #256 @ 0x100
- 8008542: 601a str r2, [r3, #0]
- }
- if(hdma->DMAmuxRequestGen != 0U)
- 8008544: 68fb ldr r3, [r7, #12]
- 8008546: 6edb ldr r3, [r3, #108] @ 0x6c
- 8008548: 2b00 cmp r3, #0
- 800854a: d007 beq.n 800855c <HAL_DMA_Start_IT+0x390>
- {
- /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
- /* enable the request gen overrun IT */
- hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
- 800854c: 68fb ldr r3, [r7, #12]
- 800854e: 6edb ldr r3, [r3, #108] @ 0x6c
- 8008550: 681a ldr r2, [r3, #0]
- 8008552: 68fb ldr r3, [r7, #12]
- 8008554: 6edb ldr r3, [r3, #108] @ 0x6c
- 8008556: f442 7280 orr.w r2, r2, #256 @ 0x100
- 800855a: 601a str r2, [r3, #0]
- }
- }
- /* Enable the Peripheral */
- __HAL_DMA_ENABLE(hdma);
- 800855c: 68fb ldr r3, [r7, #12]
- 800855e: 681b ldr r3, [r3, #0]
- 8008560: 4a37 ldr r2, [pc, #220] @ (8008640 <HAL_DMA_Start_IT+0x474>)
- 8008562: 4293 cmp r3, r2
- 8008564: d04a beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 8008566: 68fb ldr r3, [r7, #12]
- 8008568: 681b ldr r3, [r3, #0]
- 800856a: 4a36 ldr r2, [pc, #216] @ (8008644 <HAL_DMA_Start_IT+0x478>)
- 800856c: 4293 cmp r3, r2
- 800856e: d045 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 8008570: 68fb ldr r3, [r7, #12]
- 8008572: 681b ldr r3, [r3, #0]
- 8008574: 4a34 ldr r2, [pc, #208] @ (8008648 <HAL_DMA_Start_IT+0x47c>)
- 8008576: 4293 cmp r3, r2
- 8008578: d040 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 800857a: 68fb ldr r3, [r7, #12]
- 800857c: 681b ldr r3, [r3, #0]
- 800857e: 4a33 ldr r2, [pc, #204] @ (800864c <HAL_DMA_Start_IT+0x480>)
- 8008580: 4293 cmp r3, r2
- 8008582: d03b beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 8008584: 68fb ldr r3, [r7, #12]
- 8008586: 681b ldr r3, [r3, #0]
- 8008588: 4a31 ldr r2, [pc, #196] @ (8008650 <HAL_DMA_Start_IT+0x484>)
- 800858a: 4293 cmp r3, r2
- 800858c: d036 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 800858e: 68fb ldr r3, [r7, #12]
- 8008590: 681b ldr r3, [r3, #0]
- 8008592: 4a30 ldr r2, [pc, #192] @ (8008654 <HAL_DMA_Start_IT+0x488>)
- 8008594: 4293 cmp r3, r2
- 8008596: d031 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 8008598: 68fb ldr r3, [r7, #12]
- 800859a: 681b ldr r3, [r3, #0]
- 800859c: 4a2e ldr r2, [pc, #184] @ (8008658 <HAL_DMA_Start_IT+0x48c>)
- 800859e: 4293 cmp r3, r2
- 80085a0: d02c beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085a2: 68fb ldr r3, [r7, #12]
- 80085a4: 681b ldr r3, [r3, #0]
- 80085a6: 4a2d ldr r2, [pc, #180] @ (800865c <HAL_DMA_Start_IT+0x490>)
- 80085a8: 4293 cmp r3, r2
- 80085aa: d027 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085ac: 68fb ldr r3, [r7, #12]
- 80085ae: 681b ldr r3, [r3, #0]
- 80085b0: 4a2b ldr r2, [pc, #172] @ (8008660 <HAL_DMA_Start_IT+0x494>)
- 80085b2: 4293 cmp r3, r2
- 80085b4: d022 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085b6: 68fb ldr r3, [r7, #12]
- 80085b8: 681b ldr r3, [r3, #0]
- 80085ba: 4a2a ldr r2, [pc, #168] @ (8008664 <HAL_DMA_Start_IT+0x498>)
- 80085bc: 4293 cmp r3, r2
- 80085be: d01d beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085c0: 68fb ldr r3, [r7, #12]
- 80085c2: 681b ldr r3, [r3, #0]
- 80085c4: 4a28 ldr r2, [pc, #160] @ (8008668 <HAL_DMA_Start_IT+0x49c>)
- 80085c6: 4293 cmp r3, r2
- 80085c8: d018 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085ca: 68fb ldr r3, [r7, #12]
- 80085cc: 681b ldr r3, [r3, #0]
- 80085ce: 4a27 ldr r2, [pc, #156] @ (800866c <HAL_DMA_Start_IT+0x4a0>)
- 80085d0: 4293 cmp r3, r2
- 80085d2: d013 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085d4: 68fb ldr r3, [r7, #12]
- 80085d6: 681b ldr r3, [r3, #0]
- 80085d8: 4a25 ldr r2, [pc, #148] @ (8008670 <HAL_DMA_Start_IT+0x4a4>)
- 80085da: 4293 cmp r3, r2
- 80085dc: d00e beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085de: 68fb ldr r3, [r7, #12]
- 80085e0: 681b ldr r3, [r3, #0]
- 80085e2: 4a24 ldr r2, [pc, #144] @ (8008674 <HAL_DMA_Start_IT+0x4a8>)
- 80085e4: 4293 cmp r3, r2
- 80085e6: d009 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085e8: 68fb ldr r3, [r7, #12]
- 80085ea: 681b ldr r3, [r3, #0]
- 80085ec: 4a22 ldr r2, [pc, #136] @ (8008678 <HAL_DMA_Start_IT+0x4ac>)
- 80085ee: 4293 cmp r3, r2
- 80085f0: d004 beq.n 80085fc <HAL_DMA_Start_IT+0x430>
- 80085f2: 68fb ldr r3, [r7, #12]
- 80085f4: 681b ldr r3, [r3, #0]
- 80085f6: 4a21 ldr r2, [pc, #132] @ (800867c <HAL_DMA_Start_IT+0x4b0>)
- 80085f8: 4293 cmp r3, r2
- 80085fa: d108 bne.n 800860e <HAL_DMA_Start_IT+0x442>
- 80085fc: 68fb ldr r3, [r7, #12]
- 80085fe: 681b ldr r3, [r3, #0]
- 8008600: 681a ldr r2, [r3, #0]
- 8008602: 68fb ldr r3, [r7, #12]
- 8008604: 681b ldr r3, [r3, #0]
- 8008606: f042 0201 orr.w r2, r2, #1
- 800860a: 601a str r2, [r3, #0]
- 800860c: e012 b.n 8008634 <HAL_DMA_Start_IT+0x468>
- 800860e: 68fb ldr r3, [r7, #12]
- 8008610: 681b ldr r3, [r3, #0]
- 8008612: 681a ldr r2, [r3, #0]
- 8008614: 68fb ldr r3, [r7, #12]
- 8008616: 681b ldr r3, [r3, #0]
- 8008618: f042 0201 orr.w r2, r2, #1
- 800861c: 601a str r2, [r3, #0]
- 800861e: e009 b.n 8008634 <HAL_DMA_Start_IT+0x468>
- }
- else
- {
- /* Set the error code to busy */
- hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
- 8008620: 68fb ldr r3, [r7, #12]
- 8008622: f44f 6200 mov.w r2, #2048 @ 0x800
- 8008626: 655a str r2, [r3, #84] @ 0x54
- /* Process unlocked */
- __HAL_UNLOCK(hdma);
- 8008628: 68fb ldr r3, [r7, #12]
- 800862a: 2200 movs r2, #0
- 800862c: f883 2034 strb.w r2, [r3, #52] @ 0x34
- /* Return error status */
- status = HAL_ERROR;
- 8008630: 2301 movs r3, #1
- 8008632: 75fb strb r3, [r7, #23]
- }
- return status;
- 8008634: 7dfb ldrb r3, [r7, #23]
- }
- 8008636: 4618 mov r0, r3
- 8008638: 3718 adds r7, #24
- 800863a: 46bd mov sp, r7
- 800863c: bd80 pop {r7, pc}
- 800863e: bf00 nop
- 8008640: 40020010 .word 0x40020010
- 8008644: 40020028 .word 0x40020028
- 8008648: 40020040 .word 0x40020040
- 800864c: 40020058 .word 0x40020058
- 8008650: 40020070 .word 0x40020070
- 8008654: 40020088 .word 0x40020088
- 8008658: 400200a0 .word 0x400200a0
- 800865c: 400200b8 .word 0x400200b8
- 8008660: 40020410 .word 0x40020410
- 8008664: 40020428 .word 0x40020428
- 8008668: 40020440 .word 0x40020440
- 800866c: 40020458 .word 0x40020458
- 8008670: 40020470 .word 0x40020470
- 8008674: 40020488 .word 0x40020488
- 8008678: 400204a0 .word 0x400204a0
- 800867c: 400204b8 .word 0x400204b8
- 8008680: 58025408 .word 0x58025408
- 8008684: 5802541c .word 0x5802541c
- 8008688: 58025430 .word 0x58025430
- 800868c: 58025444 .word 0x58025444
- 8008690: 58025458 .word 0x58025458
- 8008694: 5802546c .word 0x5802546c
- 8008698: 58025480 .word 0x58025480
- 800869c: 58025494 .word 0x58025494
- 080086a0 <HAL_DMA_Abort>:
- * and the Stream will be effectively disabled only after the transfer of
- * this single data is finished.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
- {
- 80086a0: b580 push {r7, lr}
- 80086a2: b086 sub sp, #24
- 80086a4: af00 add r7, sp, #0
- 80086a6: 6078 str r0, [r7, #4]
- /* calculate DMA base and stream number */
- DMA_Base_Registers *regs_dma;
- BDMA_Base_Registers *regs_bdma;
- const __IO uint32_t *enableRegister;
- uint32_t tickstart = HAL_GetTick();
- 80086a8: f7fc fe98 bl 80053dc <HAL_GetTick>
- 80086ac: 6138 str r0, [r7, #16]
- /* Check the DMA peripheral handle */
- if(hdma == NULL)
- 80086ae: 687b ldr r3, [r7, #4]
- 80086b0: 2b00 cmp r3, #0
- 80086b2: d101 bne.n 80086b8 <HAL_DMA_Abort+0x18>
- {
- return HAL_ERROR;
- 80086b4: 2301 movs r3, #1
- 80086b6: e2dc b.n 8008c72 <HAL_DMA_Abort+0x5d2>
- }
- /* Check the DMA peripheral state */
- if(hdma->State != HAL_DMA_STATE_BUSY)
- 80086b8: 687b ldr r3, [r7, #4]
- 80086ba: f893 3035 ldrb.w r3, [r3, #53] @ 0x35
- 80086be: b2db uxtb r3, r3
- 80086c0: 2b02 cmp r3, #2
- 80086c2: d008 beq.n 80086d6 <HAL_DMA_Abort+0x36>
- {
- hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
- 80086c4: 687b ldr r3, [r7, #4]
- 80086c6: 2280 movs r2, #128 @ 0x80
- 80086c8: 655a str r2, [r3, #84] @ 0x54
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 80086ca: 687b ldr r3, [r7, #4]
- 80086cc: 2200 movs r2, #0
- 80086ce: f883 2034 strb.w r2, [r3, #52] @ 0x34
- return HAL_ERROR;
- 80086d2: 2301 movs r3, #1
- 80086d4: e2cd b.n 8008c72 <HAL_DMA_Abort+0x5d2>
- }
- else
- {
- /* Disable all the transfer interrupts */
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 80086d6: 687b ldr r3, [r7, #4]
- 80086d8: 681b ldr r3, [r3, #0]
- 80086da: 4a76 ldr r2, [pc, #472] @ (80088b4 <HAL_DMA_Abort+0x214>)
- 80086dc: 4293 cmp r3, r2
- 80086de: d04a beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 80086e0: 687b ldr r3, [r7, #4]
- 80086e2: 681b ldr r3, [r3, #0]
- 80086e4: 4a74 ldr r2, [pc, #464] @ (80088b8 <HAL_DMA_Abort+0x218>)
- 80086e6: 4293 cmp r3, r2
- 80086e8: d045 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 80086ea: 687b ldr r3, [r7, #4]
- 80086ec: 681b ldr r3, [r3, #0]
- 80086ee: 4a73 ldr r2, [pc, #460] @ (80088bc <HAL_DMA_Abort+0x21c>)
- 80086f0: 4293 cmp r3, r2
- 80086f2: d040 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 80086f4: 687b ldr r3, [r7, #4]
- 80086f6: 681b ldr r3, [r3, #0]
- 80086f8: 4a71 ldr r2, [pc, #452] @ (80088c0 <HAL_DMA_Abort+0x220>)
- 80086fa: 4293 cmp r3, r2
- 80086fc: d03b beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 80086fe: 687b ldr r3, [r7, #4]
- 8008700: 681b ldr r3, [r3, #0]
- 8008702: 4a70 ldr r2, [pc, #448] @ (80088c4 <HAL_DMA_Abort+0x224>)
- 8008704: 4293 cmp r3, r2
- 8008706: d036 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 8008708: 687b ldr r3, [r7, #4]
- 800870a: 681b ldr r3, [r3, #0]
- 800870c: 4a6e ldr r2, [pc, #440] @ (80088c8 <HAL_DMA_Abort+0x228>)
- 800870e: 4293 cmp r3, r2
- 8008710: d031 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 8008712: 687b ldr r3, [r7, #4]
- 8008714: 681b ldr r3, [r3, #0]
- 8008716: 4a6d ldr r2, [pc, #436] @ (80088cc <HAL_DMA_Abort+0x22c>)
- 8008718: 4293 cmp r3, r2
- 800871a: d02c beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 800871c: 687b ldr r3, [r7, #4]
- 800871e: 681b ldr r3, [r3, #0]
- 8008720: 4a6b ldr r2, [pc, #428] @ (80088d0 <HAL_DMA_Abort+0x230>)
- 8008722: 4293 cmp r3, r2
- 8008724: d027 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 8008726: 687b ldr r3, [r7, #4]
- 8008728: 681b ldr r3, [r3, #0]
- 800872a: 4a6a ldr r2, [pc, #424] @ (80088d4 <HAL_DMA_Abort+0x234>)
- 800872c: 4293 cmp r3, r2
- 800872e: d022 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 8008730: 687b ldr r3, [r7, #4]
- 8008732: 681b ldr r3, [r3, #0]
- 8008734: 4a68 ldr r2, [pc, #416] @ (80088d8 <HAL_DMA_Abort+0x238>)
- 8008736: 4293 cmp r3, r2
- 8008738: d01d beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 800873a: 687b ldr r3, [r7, #4]
- 800873c: 681b ldr r3, [r3, #0]
- 800873e: 4a67 ldr r2, [pc, #412] @ (80088dc <HAL_DMA_Abort+0x23c>)
- 8008740: 4293 cmp r3, r2
- 8008742: d018 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 8008744: 687b ldr r3, [r7, #4]
- 8008746: 681b ldr r3, [r3, #0]
- 8008748: 4a65 ldr r2, [pc, #404] @ (80088e0 <HAL_DMA_Abort+0x240>)
- 800874a: 4293 cmp r3, r2
- 800874c: d013 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 800874e: 687b ldr r3, [r7, #4]
- 8008750: 681b ldr r3, [r3, #0]
- 8008752: 4a64 ldr r2, [pc, #400] @ (80088e4 <HAL_DMA_Abort+0x244>)
- 8008754: 4293 cmp r3, r2
- 8008756: d00e beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 8008758: 687b ldr r3, [r7, #4]
- 800875a: 681b ldr r3, [r3, #0]
- 800875c: 4a62 ldr r2, [pc, #392] @ (80088e8 <HAL_DMA_Abort+0x248>)
- 800875e: 4293 cmp r3, r2
- 8008760: d009 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 8008762: 687b ldr r3, [r7, #4]
- 8008764: 681b ldr r3, [r3, #0]
- 8008766: 4a61 ldr r2, [pc, #388] @ (80088ec <HAL_DMA_Abort+0x24c>)
- 8008768: 4293 cmp r3, r2
- 800876a: d004 beq.n 8008776 <HAL_DMA_Abort+0xd6>
- 800876c: 687b ldr r3, [r7, #4]
- 800876e: 681b ldr r3, [r3, #0]
- 8008770: 4a5f ldr r2, [pc, #380] @ (80088f0 <HAL_DMA_Abort+0x250>)
- 8008772: 4293 cmp r3, r2
- 8008774: d101 bne.n 800877a <HAL_DMA_Abort+0xda>
- 8008776: 2301 movs r3, #1
- 8008778: e000 b.n 800877c <HAL_DMA_Abort+0xdc>
- 800877a: 2300 movs r3, #0
- 800877c: 2b00 cmp r3, #0
- 800877e: d013 beq.n 80087a8 <HAL_DMA_Abort+0x108>
- {
- /* Disable DMA All Interrupts */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
- 8008780: 687b ldr r3, [r7, #4]
- 8008782: 681b ldr r3, [r3, #0]
- 8008784: 681a ldr r2, [r3, #0]
- 8008786: 687b ldr r3, [r7, #4]
- 8008788: 681b ldr r3, [r3, #0]
- 800878a: f022 021e bic.w r2, r2, #30
- 800878e: 601a str r2, [r3, #0]
- ((DMA_Stream_TypeDef *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
- 8008790: 687b ldr r3, [r7, #4]
- 8008792: 681b ldr r3, [r3, #0]
- 8008794: 695a ldr r2, [r3, #20]
- 8008796: 687b ldr r3, [r7, #4]
- 8008798: 681b ldr r3, [r3, #0]
- 800879a: f022 0280 bic.w r2, r2, #128 @ 0x80
- 800879e: 615a str r2, [r3, #20]
- enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef *)hdma->Instance)->CR));
- 80087a0: 687b ldr r3, [r7, #4]
- 80087a2: 681b ldr r3, [r3, #0]
- 80087a4: 617b str r3, [r7, #20]
- 80087a6: e00a b.n 80087be <HAL_DMA_Abort+0x11e>
- }
- else /* BDMA channel */
- {
- /* Disable DMA All Interrupts */
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
- 80087a8: 687b ldr r3, [r7, #4]
- 80087aa: 681b ldr r3, [r3, #0]
- 80087ac: 681a ldr r2, [r3, #0]
- 80087ae: 687b ldr r3, [r7, #4]
- 80087b0: 681b ldr r3, [r3, #0]
- 80087b2: f022 020e bic.w r2, r2, #14
- 80087b6: 601a str r2, [r3, #0]
- enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef *)hdma->Instance)->CCR));
- 80087b8: 687b ldr r3, [r7, #4]
- 80087ba: 681b ldr r3, [r3, #0]
- 80087bc: 617b str r3, [r7, #20]
- }
- if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
- 80087be: 687b ldr r3, [r7, #4]
- 80087c0: 681b ldr r3, [r3, #0]
- 80087c2: 4a3c ldr r2, [pc, #240] @ (80088b4 <HAL_DMA_Abort+0x214>)
- 80087c4: 4293 cmp r3, r2
- 80087c6: d072 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 80087c8: 687b ldr r3, [r7, #4]
- 80087ca: 681b ldr r3, [r3, #0]
- 80087cc: 4a3a ldr r2, [pc, #232] @ (80088b8 <HAL_DMA_Abort+0x218>)
- 80087ce: 4293 cmp r3, r2
- 80087d0: d06d beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 80087d2: 687b ldr r3, [r7, #4]
- 80087d4: 681b ldr r3, [r3, #0]
- 80087d6: 4a39 ldr r2, [pc, #228] @ (80088bc <HAL_DMA_Abort+0x21c>)
- 80087d8: 4293 cmp r3, r2
- 80087da: d068 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 80087dc: 687b ldr r3, [r7, #4]
- 80087de: 681b ldr r3, [r3, #0]
- 80087e0: 4a37 ldr r2, [pc, #220] @ (80088c0 <HAL_DMA_Abort+0x220>)
- 80087e2: 4293 cmp r3, r2
- 80087e4: d063 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 80087e6: 687b ldr r3, [r7, #4]
- 80087e8: 681b ldr r3, [r3, #0]
- 80087ea: 4a36 ldr r2, [pc, #216] @ (80088c4 <HAL_DMA_Abort+0x224>)
- 80087ec: 4293 cmp r3, r2
- 80087ee: d05e beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 80087f0: 687b ldr r3, [r7, #4]
- 80087f2: 681b ldr r3, [r3, #0]
- 80087f4: 4a34 ldr r2, [pc, #208] @ (80088c8 <HAL_DMA_Abort+0x228>)
- 80087f6: 4293 cmp r3, r2
- 80087f8: d059 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 80087fa: 687b ldr r3, [r7, #4]
- 80087fc: 681b ldr r3, [r3, #0]
- 80087fe: 4a33 ldr r2, [pc, #204] @ (80088cc <HAL_DMA_Abort+0x22c>)
- 8008800: 4293 cmp r3, r2
- 8008802: d054 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008804: 687b ldr r3, [r7, #4]
- 8008806: 681b ldr r3, [r3, #0]
- 8008808: 4a31 ldr r2, [pc, #196] @ (80088d0 <HAL_DMA_Abort+0x230>)
- 800880a: 4293 cmp r3, r2
- 800880c: d04f beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 800880e: 687b ldr r3, [r7, #4]
- 8008810: 681b ldr r3, [r3, #0]
- 8008812: 4a30 ldr r2, [pc, #192] @ (80088d4 <HAL_DMA_Abort+0x234>)
- 8008814: 4293 cmp r3, r2
- 8008816: d04a beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008818: 687b ldr r3, [r7, #4]
- 800881a: 681b ldr r3, [r3, #0]
- 800881c: 4a2e ldr r2, [pc, #184] @ (80088d8 <HAL_DMA_Abort+0x238>)
- 800881e: 4293 cmp r3, r2
- 8008820: d045 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008822: 687b ldr r3, [r7, #4]
- 8008824: 681b ldr r3, [r3, #0]
- 8008826: 4a2d ldr r2, [pc, #180] @ (80088dc <HAL_DMA_Abort+0x23c>)
- 8008828: 4293 cmp r3, r2
- 800882a: d040 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 800882c: 687b ldr r3, [r7, #4]
- 800882e: 681b ldr r3, [r3, #0]
- 8008830: 4a2b ldr r2, [pc, #172] @ (80088e0 <HAL_DMA_Abort+0x240>)
- 8008832: 4293 cmp r3, r2
- 8008834: d03b beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008836: 687b ldr r3, [r7, #4]
- 8008838: 681b ldr r3, [r3, #0]
- 800883a: 4a2a ldr r2, [pc, #168] @ (80088e4 <HAL_DMA_Abort+0x244>)
- 800883c: 4293 cmp r3, r2
- 800883e: d036 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008840: 687b ldr r3, [r7, #4]
- 8008842: 681b ldr r3, [r3, #0]
- 8008844: 4a28 ldr r2, [pc, #160] @ (80088e8 <HAL_DMA_Abort+0x248>)
- 8008846: 4293 cmp r3, r2
- 8008848: d031 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 800884a: 687b ldr r3, [r7, #4]
- 800884c: 681b ldr r3, [r3, #0]
- 800884e: 4a27 ldr r2, [pc, #156] @ (80088ec <HAL_DMA_Abort+0x24c>)
- 8008850: 4293 cmp r3, r2
- 8008852: d02c beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008854: 687b ldr r3, [r7, #4]
- 8008856: 681b ldr r3, [r3, #0]
- 8008858: 4a25 ldr r2, [pc, #148] @ (80088f0 <HAL_DMA_Abort+0x250>)
- 800885a: 4293 cmp r3, r2
- 800885c: d027 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 800885e: 687b ldr r3, [r7, #4]
- 8008860: 681b ldr r3, [r3, #0]
- 8008862: 4a24 ldr r2, [pc, #144] @ (80088f4 <HAL_DMA_Abort+0x254>)
- 8008864: 4293 cmp r3, r2
- 8008866: d022 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008868: 687b ldr r3, [r7, #4]
- 800886a: 681b ldr r3, [r3, #0]
- 800886c: 4a22 ldr r2, [pc, #136] @ (80088f8 <HAL_DMA_Abort+0x258>)
- 800886e: 4293 cmp r3, r2
- 8008870: d01d beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008872: 687b ldr r3, [r7, #4]
- 8008874: 681b ldr r3, [r3, #0]
- 8008876: 4a21 ldr r2, [pc, #132] @ (80088fc <HAL_DMA_Abort+0x25c>)
- 8008878: 4293 cmp r3, r2
- 800887a: d018 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 800887c: 687b ldr r3, [r7, #4]
- 800887e: 681b ldr r3, [r3, #0]
- 8008880: 4a1f ldr r2, [pc, #124] @ (8008900 <HAL_DMA_Abort+0x260>)
- 8008882: 4293 cmp r3, r2
- 8008884: d013 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008886: 687b ldr r3, [r7, #4]
- 8008888: 681b ldr r3, [r3, #0]
- 800888a: 4a1e ldr r2, [pc, #120] @ (8008904 <HAL_DMA_Abort+0x264>)
- 800888c: 4293 cmp r3, r2
- 800888e: d00e beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 8008890: 687b ldr r3, [r7, #4]
- 8008892: 681b ldr r3, [r3, #0]
- 8008894: 4a1c ldr r2, [pc, #112] @ (8008908 <HAL_DMA_Abort+0x268>)
- 8008896: 4293 cmp r3, r2
- 8008898: d009 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 800889a: 687b ldr r3, [r7, #4]
- 800889c: 681b ldr r3, [r3, #0]
- 800889e: 4a1b ldr r2, [pc, #108] @ (800890c <HAL_DMA_Abort+0x26c>)
- 80088a0: 4293 cmp r3, r2
- 80088a2: d004 beq.n 80088ae <HAL_DMA_Abort+0x20e>
- 80088a4: 687b ldr r3, [r7, #4]
- 80088a6: 681b ldr r3, [r3, #0]
- 80088a8: 4a19 ldr r2, [pc, #100] @ (8008910 <HAL_DMA_Abort+0x270>)
- 80088aa: 4293 cmp r3, r2
- 80088ac: d132 bne.n 8008914 <HAL_DMA_Abort+0x274>
- 80088ae: 2301 movs r3, #1
- 80088b0: e031 b.n 8008916 <HAL_DMA_Abort+0x276>
- 80088b2: bf00 nop
- 80088b4: 40020010 .word 0x40020010
- 80088b8: 40020028 .word 0x40020028
- 80088bc: 40020040 .word 0x40020040
- 80088c0: 40020058 .word 0x40020058
- 80088c4: 40020070 .word 0x40020070
- 80088c8: 40020088 .word 0x40020088
- 80088cc: 400200a0 .word 0x400200a0
- 80088d0: 400200b8 .word 0x400200b8
- 80088d4: 40020410 .word 0x40020410
- 80088d8: 40020428 .word 0x40020428
- 80088dc: 40020440 .word 0x40020440
- 80088e0: 40020458 .word 0x40020458
- 80088e4: 40020470 .word 0x40020470
- 80088e8: 40020488 .word 0x40020488
- 80088ec: 400204a0 .word 0x400204a0
- 80088f0: 400204b8 .word 0x400204b8
- 80088f4: 58025408 .word 0x58025408
- 80088f8: 5802541c .word 0x5802541c
- 80088fc: 58025430 .word 0x58025430
- 8008900: 58025444 .word 0x58025444
- 8008904: 58025458 .word 0x58025458
- 8008908: 5802546c .word 0x5802546c
- 800890c: 58025480 .word 0x58025480
- 8008910: 58025494 .word 0x58025494
- 8008914: 2300 movs r3, #0
- 8008916: 2b00 cmp r3, #0
- 8008918: d007 beq.n 800892a <HAL_DMA_Abort+0x28a>
- {
- /* disable the DMAMUX sync overrun IT */
- hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
- 800891a: 687b ldr r3, [r7, #4]
- 800891c: 6e1b ldr r3, [r3, #96] @ 0x60
- 800891e: 681a ldr r2, [r3, #0]
- 8008920: 687b ldr r3, [r7, #4]
- 8008922: 6e1b ldr r3, [r3, #96] @ 0x60
- 8008924: f422 7280 bic.w r2, r2, #256 @ 0x100
- 8008928: 601a str r2, [r3, #0]
- }
- /* Disable the stream */
- __HAL_DMA_DISABLE(hdma);
- 800892a: 687b ldr r3, [r7, #4]
- 800892c: 681b ldr r3, [r3, #0]
- 800892e: 4a6d ldr r2, [pc, #436] @ (8008ae4 <HAL_DMA_Abort+0x444>)
- 8008930: 4293 cmp r3, r2
- 8008932: d04a beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 8008934: 687b ldr r3, [r7, #4]
- 8008936: 681b ldr r3, [r3, #0]
- 8008938: 4a6b ldr r2, [pc, #428] @ (8008ae8 <HAL_DMA_Abort+0x448>)
- 800893a: 4293 cmp r3, r2
- 800893c: d045 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 800893e: 687b ldr r3, [r7, #4]
- 8008940: 681b ldr r3, [r3, #0]
- 8008942: 4a6a ldr r2, [pc, #424] @ (8008aec <HAL_DMA_Abort+0x44c>)
- 8008944: 4293 cmp r3, r2
- 8008946: d040 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 8008948: 687b ldr r3, [r7, #4]
- 800894a: 681b ldr r3, [r3, #0]
- 800894c: 4a68 ldr r2, [pc, #416] @ (8008af0 <HAL_DMA_Abort+0x450>)
- 800894e: 4293 cmp r3, r2
- 8008950: d03b beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 8008952: 687b ldr r3, [r7, #4]
- 8008954: 681b ldr r3, [r3, #0]
- 8008956: 4a67 ldr r2, [pc, #412] @ (8008af4 <HAL_DMA_Abort+0x454>)
- 8008958: 4293 cmp r3, r2
- 800895a: d036 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 800895c: 687b ldr r3, [r7, #4]
- 800895e: 681b ldr r3, [r3, #0]
- 8008960: 4a65 ldr r2, [pc, #404] @ (8008af8 <HAL_DMA_Abort+0x458>)
- 8008962: 4293 cmp r3, r2
- 8008964: d031 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 8008966: 687b ldr r3, [r7, #4]
- 8008968: 681b ldr r3, [r3, #0]
- 800896a: 4a64 ldr r2, [pc, #400] @ (8008afc <HAL_DMA_Abort+0x45c>)
- 800896c: 4293 cmp r3, r2
- 800896e: d02c beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 8008970: 687b ldr r3, [r7, #4]
- 8008972: 681b ldr r3, [r3, #0]
- 8008974: 4a62 ldr r2, [pc, #392] @ (8008b00 <HAL_DMA_Abort+0x460>)
- 8008976: 4293 cmp r3, r2
- 8008978: d027 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 800897a: 687b ldr r3, [r7, #4]
- 800897c: 681b ldr r3, [r3, #0]
- 800897e: 4a61 ldr r2, [pc, #388] @ (8008b04 <HAL_DMA_Abort+0x464>)
- 8008980: 4293 cmp r3, r2
- 8008982: d022 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 8008984: 687b ldr r3, [r7, #4]
- 8008986: 681b ldr r3, [r3, #0]
- 8008988: 4a5f ldr r2, [pc, #380] @ (8008b08 <HAL_DMA_Abort+0x468>)
- 800898a: 4293 cmp r3, r2
- 800898c: d01d beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 800898e: 687b ldr r3, [r7, #4]
- 8008990: 681b ldr r3, [r3, #0]
- 8008992: 4a5e ldr r2, [pc, #376] @ (8008b0c <HAL_DMA_Abort+0x46c>)
- 8008994: 4293 cmp r3, r2
- 8008996: d018 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 8008998: 687b ldr r3, [r7, #4]
- 800899a: 681b ldr r3, [r3, #0]
- 800899c: 4a5c ldr r2, [pc, #368] @ (8008b10 <HAL_DMA_Abort+0x470>)
- 800899e: 4293 cmp r3, r2
- 80089a0: d013 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 80089a2: 687b ldr r3, [r7, #4]
- 80089a4: 681b ldr r3, [r3, #0]
- 80089a6: 4a5b ldr r2, [pc, #364] @ (8008b14 <HAL_DMA_Abort+0x474>)
- 80089a8: 4293 cmp r3, r2
- 80089aa: d00e beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 80089ac: 687b ldr r3, [r7, #4]
- 80089ae: 681b ldr r3, [r3, #0]
- 80089b0: 4a59 ldr r2, [pc, #356] @ (8008b18 <HAL_DMA_Abort+0x478>)
- 80089b2: 4293 cmp r3, r2
- 80089b4: d009 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 80089b6: 687b ldr r3, [r7, #4]
- 80089b8: 681b ldr r3, [r3, #0]
- 80089ba: 4a58 ldr r2, [pc, #352] @ (8008b1c <HAL_DMA_Abort+0x47c>)
- 80089bc: 4293 cmp r3, r2
- 80089be: d004 beq.n 80089ca <HAL_DMA_Abort+0x32a>
- 80089c0: 687b ldr r3, [r7, #4]
- 80089c2: 681b ldr r3, [r3, #0]
- 80089c4: 4a56 ldr r2, [pc, #344] @ (8008b20 <HAL_DMA_Abort+0x480>)
- 80089c6: 4293 cmp r3, r2
- 80089c8: d108 bne.n 80089dc <HAL_DMA_Abort+0x33c>
- 80089ca: 687b ldr r3, [r7, #4]
- 80089cc: 681b ldr r3, [r3, #0]
- 80089ce: 681a ldr r2, [r3, #0]
- 80089d0: 687b ldr r3, [r7, #4]
- 80089d2: 681b ldr r3, [r3, #0]
- 80089d4: f022 0201 bic.w r2, r2, #1
- 80089d8: 601a str r2, [r3, #0]
- 80089da: e007 b.n 80089ec <HAL_DMA_Abort+0x34c>
- 80089dc: 687b ldr r3, [r7, #4]
- 80089de: 681b ldr r3, [r3, #0]
- 80089e0: 681a ldr r2, [r3, #0]
- 80089e2: 687b ldr r3, [r7, #4]
- 80089e4: 681b ldr r3, [r3, #0]
- 80089e6: f022 0201 bic.w r2, r2, #1
- 80089ea: 601a str r2, [r3, #0]
- /* Check if the DMA Stream is effectively disabled */
- while(((*enableRegister) & DMA_SxCR_EN) != 0U)
- 80089ec: e013 b.n 8008a16 <HAL_DMA_Abort+0x376>
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
- 80089ee: f7fc fcf5 bl 80053dc <HAL_GetTick>
- 80089f2: 4602 mov r2, r0
- 80089f4: 693b ldr r3, [r7, #16]
- 80089f6: 1ad3 subs r3, r2, r3
- 80089f8: 2b05 cmp r3, #5
- 80089fa: d90c bls.n 8008a16 <HAL_DMA_Abort+0x376>
- {
- /* Update error code */
- hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
- 80089fc: 687b ldr r3, [r7, #4]
- 80089fe: 2220 movs r2, #32
- 8008a00: 655a str r2, [r3, #84] @ 0x54
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_ERROR;
- 8008a02: 687b ldr r3, [r7, #4]
- 8008a04: 2203 movs r2, #3
- 8008a06: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 8008a0a: 687b ldr r3, [r7, #4]
- 8008a0c: 2200 movs r2, #0
- 8008a0e: f883 2034 strb.w r2, [r3, #52] @ 0x34
- return HAL_ERROR;
- 8008a12: 2301 movs r3, #1
- 8008a14: e12d b.n 8008c72 <HAL_DMA_Abort+0x5d2>
- while(((*enableRegister) & DMA_SxCR_EN) != 0U)
- 8008a16: 697b ldr r3, [r7, #20]
- 8008a18: 681b ldr r3, [r3, #0]
- 8008a1a: f003 0301 and.w r3, r3, #1
- 8008a1e: 2b00 cmp r3, #0
- 8008a20: d1e5 bne.n 80089ee <HAL_DMA_Abort+0x34e>
- }
- }
- /* Clear all interrupt flags at correct offset within the register */
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 8008a22: 687b ldr r3, [r7, #4]
- 8008a24: 681b ldr r3, [r3, #0]
- 8008a26: 4a2f ldr r2, [pc, #188] @ (8008ae4 <HAL_DMA_Abort+0x444>)
- 8008a28: 4293 cmp r3, r2
- 8008a2a: d04a beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a2c: 687b ldr r3, [r7, #4]
- 8008a2e: 681b ldr r3, [r3, #0]
- 8008a30: 4a2d ldr r2, [pc, #180] @ (8008ae8 <HAL_DMA_Abort+0x448>)
- 8008a32: 4293 cmp r3, r2
- 8008a34: d045 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a36: 687b ldr r3, [r7, #4]
- 8008a38: 681b ldr r3, [r3, #0]
- 8008a3a: 4a2c ldr r2, [pc, #176] @ (8008aec <HAL_DMA_Abort+0x44c>)
- 8008a3c: 4293 cmp r3, r2
- 8008a3e: d040 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a40: 687b ldr r3, [r7, #4]
- 8008a42: 681b ldr r3, [r3, #0]
- 8008a44: 4a2a ldr r2, [pc, #168] @ (8008af0 <HAL_DMA_Abort+0x450>)
- 8008a46: 4293 cmp r3, r2
- 8008a48: d03b beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a4a: 687b ldr r3, [r7, #4]
- 8008a4c: 681b ldr r3, [r3, #0]
- 8008a4e: 4a29 ldr r2, [pc, #164] @ (8008af4 <HAL_DMA_Abort+0x454>)
- 8008a50: 4293 cmp r3, r2
- 8008a52: d036 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a54: 687b ldr r3, [r7, #4]
- 8008a56: 681b ldr r3, [r3, #0]
- 8008a58: 4a27 ldr r2, [pc, #156] @ (8008af8 <HAL_DMA_Abort+0x458>)
- 8008a5a: 4293 cmp r3, r2
- 8008a5c: d031 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a5e: 687b ldr r3, [r7, #4]
- 8008a60: 681b ldr r3, [r3, #0]
- 8008a62: 4a26 ldr r2, [pc, #152] @ (8008afc <HAL_DMA_Abort+0x45c>)
- 8008a64: 4293 cmp r3, r2
- 8008a66: d02c beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a68: 687b ldr r3, [r7, #4]
- 8008a6a: 681b ldr r3, [r3, #0]
- 8008a6c: 4a24 ldr r2, [pc, #144] @ (8008b00 <HAL_DMA_Abort+0x460>)
- 8008a6e: 4293 cmp r3, r2
- 8008a70: d027 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a72: 687b ldr r3, [r7, #4]
- 8008a74: 681b ldr r3, [r3, #0]
- 8008a76: 4a23 ldr r2, [pc, #140] @ (8008b04 <HAL_DMA_Abort+0x464>)
- 8008a78: 4293 cmp r3, r2
- 8008a7a: d022 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a7c: 687b ldr r3, [r7, #4]
- 8008a7e: 681b ldr r3, [r3, #0]
- 8008a80: 4a21 ldr r2, [pc, #132] @ (8008b08 <HAL_DMA_Abort+0x468>)
- 8008a82: 4293 cmp r3, r2
- 8008a84: d01d beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a86: 687b ldr r3, [r7, #4]
- 8008a88: 681b ldr r3, [r3, #0]
- 8008a8a: 4a20 ldr r2, [pc, #128] @ (8008b0c <HAL_DMA_Abort+0x46c>)
- 8008a8c: 4293 cmp r3, r2
- 8008a8e: d018 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a90: 687b ldr r3, [r7, #4]
- 8008a92: 681b ldr r3, [r3, #0]
- 8008a94: 4a1e ldr r2, [pc, #120] @ (8008b10 <HAL_DMA_Abort+0x470>)
- 8008a96: 4293 cmp r3, r2
- 8008a98: d013 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008a9a: 687b ldr r3, [r7, #4]
- 8008a9c: 681b ldr r3, [r3, #0]
- 8008a9e: 4a1d ldr r2, [pc, #116] @ (8008b14 <HAL_DMA_Abort+0x474>)
- 8008aa0: 4293 cmp r3, r2
- 8008aa2: d00e beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008aa4: 687b ldr r3, [r7, #4]
- 8008aa6: 681b ldr r3, [r3, #0]
- 8008aa8: 4a1b ldr r2, [pc, #108] @ (8008b18 <HAL_DMA_Abort+0x478>)
- 8008aaa: 4293 cmp r3, r2
- 8008aac: d009 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008aae: 687b ldr r3, [r7, #4]
- 8008ab0: 681b ldr r3, [r3, #0]
- 8008ab2: 4a1a ldr r2, [pc, #104] @ (8008b1c <HAL_DMA_Abort+0x47c>)
- 8008ab4: 4293 cmp r3, r2
- 8008ab6: d004 beq.n 8008ac2 <HAL_DMA_Abort+0x422>
- 8008ab8: 687b ldr r3, [r7, #4]
- 8008aba: 681b ldr r3, [r3, #0]
- 8008abc: 4a18 ldr r2, [pc, #96] @ (8008b20 <HAL_DMA_Abort+0x480>)
- 8008abe: 4293 cmp r3, r2
- 8008ac0: d101 bne.n 8008ac6 <HAL_DMA_Abort+0x426>
- 8008ac2: 2301 movs r3, #1
- 8008ac4: e000 b.n 8008ac8 <HAL_DMA_Abort+0x428>
- 8008ac6: 2300 movs r3, #0
- 8008ac8: 2b00 cmp r3, #0
- 8008aca: d02b beq.n 8008b24 <HAL_DMA_Abort+0x484>
- {
- regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
- 8008acc: 687b ldr r3, [r7, #4]
- 8008ace: 6d9b ldr r3, [r3, #88] @ 0x58
- 8008ad0: 60bb str r3, [r7, #8]
- regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
- 8008ad2: 687b ldr r3, [r7, #4]
- 8008ad4: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8008ad6: f003 031f and.w r3, r3, #31
- 8008ada: 223f movs r2, #63 @ 0x3f
- 8008adc: 409a lsls r2, r3
- 8008ade: 68bb ldr r3, [r7, #8]
- 8008ae0: 609a str r2, [r3, #8]
- 8008ae2: e02a b.n 8008b3a <HAL_DMA_Abort+0x49a>
- 8008ae4: 40020010 .word 0x40020010
- 8008ae8: 40020028 .word 0x40020028
- 8008aec: 40020040 .word 0x40020040
- 8008af0: 40020058 .word 0x40020058
- 8008af4: 40020070 .word 0x40020070
- 8008af8: 40020088 .word 0x40020088
- 8008afc: 400200a0 .word 0x400200a0
- 8008b00: 400200b8 .word 0x400200b8
- 8008b04: 40020410 .word 0x40020410
- 8008b08: 40020428 .word 0x40020428
- 8008b0c: 40020440 .word 0x40020440
- 8008b10: 40020458 .word 0x40020458
- 8008b14: 40020470 .word 0x40020470
- 8008b18: 40020488 .word 0x40020488
- 8008b1c: 400204a0 .word 0x400204a0
- 8008b20: 400204b8 .word 0x400204b8
- }
- else /* BDMA channel */
- {
- regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
- 8008b24: 687b ldr r3, [r7, #4]
- 8008b26: 6d9b ldr r3, [r3, #88] @ 0x58
- 8008b28: 60fb str r3, [r7, #12]
- regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
- 8008b2a: 687b ldr r3, [r7, #4]
- 8008b2c: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8008b2e: f003 031f and.w r3, r3, #31
- 8008b32: 2201 movs r2, #1
- 8008b34: 409a lsls r2, r3
- 8008b36: 68fb ldr r3, [r7, #12]
- 8008b38: 605a str r2, [r3, #4]
- }
- if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
- 8008b3a: 687b ldr r3, [r7, #4]
- 8008b3c: 681b ldr r3, [r3, #0]
- 8008b3e: 4a4f ldr r2, [pc, #316] @ (8008c7c <HAL_DMA_Abort+0x5dc>)
- 8008b40: 4293 cmp r3, r2
- 8008b42: d072 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b44: 687b ldr r3, [r7, #4]
- 8008b46: 681b ldr r3, [r3, #0]
- 8008b48: 4a4d ldr r2, [pc, #308] @ (8008c80 <HAL_DMA_Abort+0x5e0>)
- 8008b4a: 4293 cmp r3, r2
- 8008b4c: d06d beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b4e: 687b ldr r3, [r7, #4]
- 8008b50: 681b ldr r3, [r3, #0]
- 8008b52: 4a4c ldr r2, [pc, #304] @ (8008c84 <HAL_DMA_Abort+0x5e4>)
- 8008b54: 4293 cmp r3, r2
- 8008b56: d068 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b58: 687b ldr r3, [r7, #4]
- 8008b5a: 681b ldr r3, [r3, #0]
- 8008b5c: 4a4a ldr r2, [pc, #296] @ (8008c88 <HAL_DMA_Abort+0x5e8>)
- 8008b5e: 4293 cmp r3, r2
- 8008b60: d063 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b62: 687b ldr r3, [r7, #4]
- 8008b64: 681b ldr r3, [r3, #0]
- 8008b66: 4a49 ldr r2, [pc, #292] @ (8008c8c <HAL_DMA_Abort+0x5ec>)
- 8008b68: 4293 cmp r3, r2
- 8008b6a: d05e beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b6c: 687b ldr r3, [r7, #4]
- 8008b6e: 681b ldr r3, [r3, #0]
- 8008b70: 4a47 ldr r2, [pc, #284] @ (8008c90 <HAL_DMA_Abort+0x5f0>)
- 8008b72: 4293 cmp r3, r2
- 8008b74: d059 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b76: 687b ldr r3, [r7, #4]
- 8008b78: 681b ldr r3, [r3, #0]
- 8008b7a: 4a46 ldr r2, [pc, #280] @ (8008c94 <HAL_DMA_Abort+0x5f4>)
- 8008b7c: 4293 cmp r3, r2
- 8008b7e: d054 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b80: 687b ldr r3, [r7, #4]
- 8008b82: 681b ldr r3, [r3, #0]
- 8008b84: 4a44 ldr r2, [pc, #272] @ (8008c98 <HAL_DMA_Abort+0x5f8>)
- 8008b86: 4293 cmp r3, r2
- 8008b88: d04f beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b8a: 687b ldr r3, [r7, #4]
- 8008b8c: 681b ldr r3, [r3, #0]
- 8008b8e: 4a43 ldr r2, [pc, #268] @ (8008c9c <HAL_DMA_Abort+0x5fc>)
- 8008b90: 4293 cmp r3, r2
- 8008b92: d04a beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b94: 687b ldr r3, [r7, #4]
- 8008b96: 681b ldr r3, [r3, #0]
- 8008b98: 4a41 ldr r2, [pc, #260] @ (8008ca0 <HAL_DMA_Abort+0x600>)
- 8008b9a: 4293 cmp r3, r2
- 8008b9c: d045 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008b9e: 687b ldr r3, [r7, #4]
- 8008ba0: 681b ldr r3, [r3, #0]
- 8008ba2: 4a40 ldr r2, [pc, #256] @ (8008ca4 <HAL_DMA_Abort+0x604>)
- 8008ba4: 4293 cmp r3, r2
- 8008ba6: d040 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008ba8: 687b ldr r3, [r7, #4]
- 8008baa: 681b ldr r3, [r3, #0]
- 8008bac: 4a3e ldr r2, [pc, #248] @ (8008ca8 <HAL_DMA_Abort+0x608>)
- 8008bae: 4293 cmp r3, r2
- 8008bb0: d03b beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008bb2: 687b ldr r3, [r7, #4]
- 8008bb4: 681b ldr r3, [r3, #0]
- 8008bb6: 4a3d ldr r2, [pc, #244] @ (8008cac <HAL_DMA_Abort+0x60c>)
- 8008bb8: 4293 cmp r3, r2
- 8008bba: d036 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008bbc: 687b ldr r3, [r7, #4]
- 8008bbe: 681b ldr r3, [r3, #0]
- 8008bc0: 4a3b ldr r2, [pc, #236] @ (8008cb0 <HAL_DMA_Abort+0x610>)
- 8008bc2: 4293 cmp r3, r2
- 8008bc4: d031 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008bc6: 687b ldr r3, [r7, #4]
- 8008bc8: 681b ldr r3, [r3, #0]
- 8008bca: 4a3a ldr r2, [pc, #232] @ (8008cb4 <HAL_DMA_Abort+0x614>)
- 8008bcc: 4293 cmp r3, r2
- 8008bce: d02c beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008bd0: 687b ldr r3, [r7, #4]
- 8008bd2: 681b ldr r3, [r3, #0]
- 8008bd4: 4a38 ldr r2, [pc, #224] @ (8008cb8 <HAL_DMA_Abort+0x618>)
- 8008bd6: 4293 cmp r3, r2
- 8008bd8: d027 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008bda: 687b ldr r3, [r7, #4]
- 8008bdc: 681b ldr r3, [r3, #0]
- 8008bde: 4a37 ldr r2, [pc, #220] @ (8008cbc <HAL_DMA_Abort+0x61c>)
- 8008be0: 4293 cmp r3, r2
- 8008be2: d022 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008be4: 687b ldr r3, [r7, #4]
- 8008be6: 681b ldr r3, [r3, #0]
- 8008be8: 4a35 ldr r2, [pc, #212] @ (8008cc0 <HAL_DMA_Abort+0x620>)
- 8008bea: 4293 cmp r3, r2
- 8008bec: d01d beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008bee: 687b ldr r3, [r7, #4]
- 8008bf0: 681b ldr r3, [r3, #0]
- 8008bf2: 4a34 ldr r2, [pc, #208] @ (8008cc4 <HAL_DMA_Abort+0x624>)
- 8008bf4: 4293 cmp r3, r2
- 8008bf6: d018 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008bf8: 687b ldr r3, [r7, #4]
- 8008bfa: 681b ldr r3, [r3, #0]
- 8008bfc: 4a32 ldr r2, [pc, #200] @ (8008cc8 <HAL_DMA_Abort+0x628>)
- 8008bfe: 4293 cmp r3, r2
- 8008c00: d013 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008c02: 687b ldr r3, [r7, #4]
- 8008c04: 681b ldr r3, [r3, #0]
- 8008c06: 4a31 ldr r2, [pc, #196] @ (8008ccc <HAL_DMA_Abort+0x62c>)
- 8008c08: 4293 cmp r3, r2
- 8008c0a: d00e beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008c0c: 687b ldr r3, [r7, #4]
- 8008c0e: 681b ldr r3, [r3, #0]
- 8008c10: 4a2f ldr r2, [pc, #188] @ (8008cd0 <HAL_DMA_Abort+0x630>)
- 8008c12: 4293 cmp r3, r2
- 8008c14: d009 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008c16: 687b ldr r3, [r7, #4]
- 8008c18: 681b ldr r3, [r3, #0]
- 8008c1a: 4a2e ldr r2, [pc, #184] @ (8008cd4 <HAL_DMA_Abort+0x634>)
- 8008c1c: 4293 cmp r3, r2
- 8008c1e: d004 beq.n 8008c2a <HAL_DMA_Abort+0x58a>
- 8008c20: 687b ldr r3, [r7, #4]
- 8008c22: 681b ldr r3, [r3, #0]
- 8008c24: 4a2c ldr r2, [pc, #176] @ (8008cd8 <HAL_DMA_Abort+0x638>)
- 8008c26: 4293 cmp r3, r2
- 8008c28: d101 bne.n 8008c2e <HAL_DMA_Abort+0x58e>
- 8008c2a: 2301 movs r3, #1
- 8008c2c: e000 b.n 8008c30 <HAL_DMA_Abort+0x590>
- 8008c2e: 2300 movs r3, #0
- 8008c30: 2b00 cmp r3, #0
- 8008c32: d015 beq.n 8008c60 <HAL_DMA_Abort+0x5c0>
- {
- /* Clear the DMAMUX synchro overrun flag */
- hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
- 8008c34: 687b ldr r3, [r7, #4]
- 8008c36: 6e5b ldr r3, [r3, #100] @ 0x64
- 8008c38: 687a ldr r2, [r7, #4]
- 8008c3a: 6e92 ldr r2, [r2, #104] @ 0x68
- 8008c3c: 605a str r2, [r3, #4]
- if(hdma->DMAmuxRequestGen != 0U)
- 8008c3e: 687b ldr r3, [r7, #4]
- 8008c40: 6edb ldr r3, [r3, #108] @ 0x6c
- 8008c42: 2b00 cmp r3, #0
- 8008c44: d00c beq.n 8008c60 <HAL_DMA_Abort+0x5c0>
- {
- /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
- /* disable the request gen overrun IT */
- hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
- 8008c46: 687b ldr r3, [r7, #4]
- 8008c48: 6edb ldr r3, [r3, #108] @ 0x6c
- 8008c4a: 681a ldr r2, [r3, #0]
- 8008c4c: 687b ldr r3, [r7, #4]
- 8008c4e: 6edb ldr r3, [r3, #108] @ 0x6c
- 8008c50: f422 7280 bic.w r2, r2, #256 @ 0x100
- 8008c54: 601a str r2, [r3, #0]
- /* Clear the DMAMUX request generator overrun flag */
- hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
- 8008c56: 687b ldr r3, [r7, #4]
- 8008c58: 6f1b ldr r3, [r3, #112] @ 0x70
- 8008c5a: 687a ldr r2, [r7, #4]
- 8008c5c: 6f52 ldr r2, [r2, #116] @ 0x74
- 8008c5e: 605a str r2, [r3, #4]
- }
- }
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 8008c60: 687b ldr r3, [r7, #4]
- 8008c62: 2201 movs r2, #1
- 8008c64: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 8008c68: 687b ldr r3, [r7, #4]
- 8008c6a: 2200 movs r2, #0
- 8008c6c: f883 2034 strb.w r2, [r3, #52] @ 0x34
- }
- return HAL_OK;
- 8008c70: 2300 movs r3, #0
- }
- 8008c72: 4618 mov r0, r3
- 8008c74: 3718 adds r7, #24
- 8008c76: 46bd mov sp, r7
- 8008c78: bd80 pop {r7, pc}
- 8008c7a: bf00 nop
- 8008c7c: 40020010 .word 0x40020010
- 8008c80: 40020028 .word 0x40020028
- 8008c84: 40020040 .word 0x40020040
- 8008c88: 40020058 .word 0x40020058
- 8008c8c: 40020070 .word 0x40020070
- 8008c90: 40020088 .word 0x40020088
- 8008c94: 400200a0 .word 0x400200a0
- 8008c98: 400200b8 .word 0x400200b8
- 8008c9c: 40020410 .word 0x40020410
- 8008ca0: 40020428 .word 0x40020428
- 8008ca4: 40020440 .word 0x40020440
- 8008ca8: 40020458 .word 0x40020458
- 8008cac: 40020470 .word 0x40020470
- 8008cb0: 40020488 .word 0x40020488
- 8008cb4: 400204a0 .word 0x400204a0
- 8008cb8: 400204b8 .word 0x400204b8
- 8008cbc: 58025408 .word 0x58025408
- 8008cc0: 5802541c .word 0x5802541c
- 8008cc4: 58025430 .word 0x58025430
- 8008cc8: 58025444 .word 0x58025444
- 8008ccc: 58025458 .word 0x58025458
- 8008cd0: 5802546c .word 0x5802546c
- 8008cd4: 58025480 .word 0x58025480
- 8008cd8: 58025494 .word 0x58025494
- 08008cdc <HAL_DMA_Abort_IT>:
- * @param hdma : pointer to a DMA_HandleTypeDef structure that contains
- * the configuration information for the specified DMA Stream.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
- {
- 8008cdc: b580 push {r7, lr}
- 8008cde: b084 sub sp, #16
- 8008ce0: af00 add r7, sp, #0
- 8008ce2: 6078 str r0, [r7, #4]
- BDMA_Base_Registers *regs_bdma;
- /* Check the DMA peripheral handle */
- if(hdma == NULL)
- 8008ce4: 687b ldr r3, [r7, #4]
- 8008ce6: 2b00 cmp r3, #0
- 8008ce8: d101 bne.n 8008cee <HAL_DMA_Abort_IT+0x12>
- {
- return HAL_ERROR;
- 8008cea: 2301 movs r3, #1
- 8008cec: e237 b.n 800915e <HAL_DMA_Abort_IT+0x482>
- }
- if(hdma->State != HAL_DMA_STATE_BUSY)
- 8008cee: 687b ldr r3, [r7, #4]
- 8008cf0: f893 3035 ldrb.w r3, [r3, #53] @ 0x35
- 8008cf4: b2db uxtb r3, r3
- 8008cf6: 2b02 cmp r3, #2
- 8008cf8: d004 beq.n 8008d04 <HAL_DMA_Abort_IT+0x28>
- {
- hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
- 8008cfa: 687b ldr r3, [r7, #4]
- 8008cfc: 2280 movs r2, #128 @ 0x80
- 8008cfe: 655a str r2, [r3, #84] @ 0x54
- return HAL_ERROR;
- 8008d00: 2301 movs r3, #1
- 8008d02: e22c b.n 800915e <HAL_DMA_Abort_IT+0x482>
- }
- else
- {
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 8008d04: 687b ldr r3, [r7, #4]
- 8008d06: 681b ldr r3, [r3, #0]
- 8008d08: 4a5c ldr r2, [pc, #368] @ (8008e7c <HAL_DMA_Abort_IT+0x1a0>)
- 8008d0a: 4293 cmp r3, r2
- 8008d0c: d04a beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d0e: 687b ldr r3, [r7, #4]
- 8008d10: 681b ldr r3, [r3, #0]
- 8008d12: 4a5b ldr r2, [pc, #364] @ (8008e80 <HAL_DMA_Abort_IT+0x1a4>)
- 8008d14: 4293 cmp r3, r2
- 8008d16: d045 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d18: 687b ldr r3, [r7, #4]
- 8008d1a: 681b ldr r3, [r3, #0]
- 8008d1c: 4a59 ldr r2, [pc, #356] @ (8008e84 <HAL_DMA_Abort_IT+0x1a8>)
- 8008d1e: 4293 cmp r3, r2
- 8008d20: d040 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d22: 687b ldr r3, [r7, #4]
- 8008d24: 681b ldr r3, [r3, #0]
- 8008d26: 4a58 ldr r2, [pc, #352] @ (8008e88 <HAL_DMA_Abort_IT+0x1ac>)
- 8008d28: 4293 cmp r3, r2
- 8008d2a: d03b beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d2c: 687b ldr r3, [r7, #4]
- 8008d2e: 681b ldr r3, [r3, #0]
- 8008d30: 4a56 ldr r2, [pc, #344] @ (8008e8c <HAL_DMA_Abort_IT+0x1b0>)
- 8008d32: 4293 cmp r3, r2
- 8008d34: d036 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d36: 687b ldr r3, [r7, #4]
- 8008d38: 681b ldr r3, [r3, #0]
- 8008d3a: 4a55 ldr r2, [pc, #340] @ (8008e90 <HAL_DMA_Abort_IT+0x1b4>)
- 8008d3c: 4293 cmp r3, r2
- 8008d3e: d031 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d40: 687b ldr r3, [r7, #4]
- 8008d42: 681b ldr r3, [r3, #0]
- 8008d44: 4a53 ldr r2, [pc, #332] @ (8008e94 <HAL_DMA_Abort_IT+0x1b8>)
- 8008d46: 4293 cmp r3, r2
- 8008d48: d02c beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d4a: 687b ldr r3, [r7, #4]
- 8008d4c: 681b ldr r3, [r3, #0]
- 8008d4e: 4a52 ldr r2, [pc, #328] @ (8008e98 <HAL_DMA_Abort_IT+0x1bc>)
- 8008d50: 4293 cmp r3, r2
- 8008d52: d027 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d54: 687b ldr r3, [r7, #4]
- 8008d56: 681b ldr r3, [r3, #0]
- 8008d58: 4a50 ldr r2, [pc, #320] @ (8008e9c <HAL_DMA_Abort_IT+0x1c0>)
- 8008d5a: 4293 cmp r3, r2
- 8008d5c: d022 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d5e: 687b ldr r3, [r7, #4]
- 8008d60: 681b ldr r3, [r3, #0]
- 8008d62: 4a4f ldr r2, [pc, #316] @ (8008ea0 <HAL_DMA_Abort_IT+0x1c4>)
- 8008d64: 4293 cmp r3, r2
- 8008d66: d01d beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d68: 687b ldr r3, [r7, #4]
- 8008d6a: 681b ldr r3, [r3, #0]
- 8008d6c: 4a4d ldr r2, [pc, #308] @ (8008ea4 <HAL_DMA_Abort_IT+0x1c8>)
- 8008d6e: 4293 cmp r3, r2
- 8008d70: d018 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d72: 687b ldr r3, [r7, #4]
- 8008d74: 681b ldr r3, [r3, #0]
- 8008d76: 4a4c ldr r2, [pc, #304] @ (8008ea8 <HAL_DMA_Abort_IT+0x1cc>)
- 8008d78: 4293 cmp r3, r2
- 8008d7a: d013 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d7c: 687b ldr r3, [r7, #4]
- 8008d7e: 681b ldr r3, [r3, #0]
- 8008d80: 4a4a ldr r2, [pc, #296] @ (8008eac <HAL_DMA_Abort_IT+0x1d0>)
- 8008d82: 4293 cmp r3, r2
- 8008d84: d00e beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d86: 687b ldr r3, [r7, #4]
- 8008d88: 681b ldr r3, [r3, #0]
- 8008d8a: 4a49 ldr r2, [pc, #292] @ (8008eb0 <HAL_DMA_Abort_IT+0x1d4>)
- 8008d8c: 4293 cmp r3, r2
- 8008d8e: d009 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d90: 687b ldr r3, [r7, #4]
- 8008d92: 681b ldr r3, [r3, #0]
- 8008d94: 4a47 ldr r2, [pc, #284] @ (8008eb4 <HAL_DMA_Abort_IT+0x1d8>)
- 8008d96: 4293 cmp r3, r2
- 8008d98: d004 beq.n 8008da4 <HAL_DMA_Abort_IT+0xc8>
- 8008d9a: 687b ldr r3, [r7, #4]
- 8008d9c: 681b ldr r3, [r3, #0]
- 8008d9e: 4a46 ldr r2, [pc, #280] @ (8008eb8 <HAL_DMA_Abort_IT+0x1dc>)
- 8008da0: 4293 cmp r3, r2
- 8008da2: d101 bne.n 8008da8 <HAL_DMA_Abort_IT+0xcc>
- 8008da4: 2301 movs r3, #1
- 8008da6: e000 b.n 8008daa <HAL_DMA_Abort_IT+0xce>
- 8008da8: 2300 movs r3, #0
- 8008daa: 2b00 cmp r3, #0
- 8008dac: f000 8086 beq.w 8008ebc <HAL_DMA_Abort_IT+0x1e0>
- {
- /* Set Abort State */
- hdma->State = HAL_DMA_STATE_ABORT;
- 8008db0: 687b ldr r3, [r7, #4]
- 8008db2: 2204 movs r2, #4
- 8008db4: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Disable the stream */
- __HAL_DMA_DISABLE(hdma);
- 8008db8: 687b ldr r3, [r7, #4]
- 8008dba: 681b ldr r3, [r3, #0]
- 8008dbc: 4a2f ldr r2, [pc, #188] @ (8008e7c <HAL_DMA_Abort_IT+0x1a0>)
- 8008dbe: 4293 cmp r3, r2
- 8008dc0: d04a beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008dc2: 687b ldr r3, [r7, #4]
- 8008dc4: 681b ldr r3, [r3, #0]
- 8008dc6: 4a2e ldr r2, [pc, #184] @ (8008e80 <HAL_DMA_Abort_IT+0x1a4>)
- 8008dc8: 4293 cmp r3, r2
- 8008dca: d045 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008dcc: 687b ldr r3, [r7, #4]
- 8008dce: 681b ldr r3, [r3, #0]
- 8008dd0: 4a2c ldr r2, [pc, #176] @ (8008e84 <HAL_DMA_Abort_IT+0x1a8>)
- 8008dd2: 4293 cmp r3, r2
- 8008dd4: d040 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008dd6: 687b ldr r3, [r7, #4]
- 8008dd8: 681b ldr r3, [r3, #0]
- 8008dda: 4a2b ldr r2, [pc, #172] @ (8008e88 <HAL_DMA_Abort_IT+0x1ac>)
- 8008ddc: 4293 cmp r3, r2
- 8008dde: d03b beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008de0: 687b ldr r3, [r7, #4]
- 8008de2: 681b ldr r3, [r3, #0]
- 8008de4: 4a29 ldr r2, [pc, #164] @ (8008e8c <HAL_DMA_Abort_IT+0x1b0>)
- 8008de6: 4293 cmp r3, r2
- 8008de8: d036 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008dea: 687b ldr r3, [r7, #4]
- 8008dec: 681b ldr r3, [r3, #0]
- 8008dee: 4a28 ldr r2, [pc, #160] @ (8008e90 <HAL_DMA_Abort_IT+0x1b4>)
- 8008df0: 4293 cmp r3, r2
- 8008df2: d031 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008df4: 687b ldr r3, [r7, #4]
- 8008df6: 681b ldr r3, [r3, #0]
- 8008df8: 4a26 ldr r2, [pc, #152] @ (8008e94 <HAL_DMA_Abort_IT+0x1b8>)
- 8008dfa: 4293 cmp r3, r2
- 8008dfc: d02c beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008dfe: 687b ldr r3, [r7, #4]
- 8008e00: 681b ldr r3, [r3, #0]
- 8008e02: 4a25 ldr r2, [pc, #148] @ (8008e98 <HAL_DMA_Abort_IT+0x1bc>)
- 8008e04: 4293 cmp r3, r2
- 8008e06: d027 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e08: 687b ldr r3, [r7, #4]
- 8008e0a: 681b ldr r3, [r3, #0]
- 8008e0c: 4a23 ldr r2, [pc, #140] @ (8008e9c <HAL_DMA_Abort_IT+0x1c0>)
- 8008e0e: 4293 cmp r3, r2
- 8008e10: d022 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e12: 687b ldr r3, [r7, #4]
- 8008e14: 681b ldr r3, [r3, #0]
- 8008e16: 4a22 ldr r2, [pc, #136] @ (8008ea0 <HAL_DMA_Abort_IT+0x1c4>)
- 8008e18: 4293 cmp r3, r2
- 8008e1a: d01d beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e1c: 687b ldr r3, [r7, #4]
- 8008e1e: 681b ldr r3, [r3, #0]
- 8008e20: 4a20 ldr r2, [pc, #128] @ (8008ea4 <HAL_DMA_Abort_IT+0x1c8>)
- 8008e22: 4293 cmp r3, r2
- 8008e24: d018 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e26: 687b ldr r3, [r7, #4]
- 8008e28: 681b ldr r3, [r3, #0]
- 8008e2a: 4a1f ldr r2, [pc, #124] @ (8008ea8 <HAL_DMA_Abort_IT+0x1cc>)
- 8008e2c: 4293 cmp r3, r2
- 8008e2e: d013 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e30: 687b ldr r3, [r7, #4]
- 8008e32: 681b ldr r3, [r3, #0]
- 8008e34: 4a1d ldr r2, [pc, #116] @ (8008eac <HAL_DMA_Abort_IT+0x1d0>)
- 8008e36: 4293 cmp r3, r2
- 8008e38: d00e beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e3a: 687b ldr r3, [r7, #4]
- 8008e3c: 681b ldr r3, [r3, #0]
- 8008e3e: 4a1c ldr r2, [pc, #112] @ (8008eb0 <HAL_DMA_Abort_IT+0x1d4>)
- 8008e40: 4293 cmp r3, r2
- 8008e42: d009 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e44: 687b ldr r3, [r7, #4]
- 8008e46: 681b ldr r3, [r3, #0]
- 8008e48: 4a1a ldr r2, [pc, #104] @ (8008eb4 <HAL_DMA_Abort_IT+0x1d8>)
- 8008e4a: 4293 cmp r3, r2
- 8008e4c: d004 beq.n 8008e58 <HAL_DMA_Abort_IT+0x17c>
- 8008e4e: 687b ldr r3, [r7, #4]
- 8008e50: 681b ldr r3, [r3, #0]
- 8008e52: 4a19 ldr r2, [pc, #100] @ (8008eb8 <HAL_DMA_Abort_IT+0x1dc>)
- 8008e54: 4293 cmp r3, r2
- 8008e56: d108 bne.n 8008e6a <HAL_DMA_Abort_IT+0x18e>
- 8008e58: 687b ldr r3, [r7, #4]
- 8008e5a: 681b ldr r3, [r3, #0]
- 8008e5c: 681a ldr r2, [r3, #0]
- 8008e5e: 687b ldr r3, [r7, #4]
- 8008e60: 681b ldr r3, [r3, #0]
- 8008e62: f022 0201 bic.w r2, r2, #1
- 8008e66: 601a str r2, [r3, #0]
- 8008e68: e178 b.n 800915c <HAL_DMA_Abort_IT+0x480>
- 8008e6a: 687b ldr r3, [r7, #4]
- 8008e6c: 681b ldr r3, [r3, #0]
- 8008e6e: 681a ldr r2, [r3, #0]
- 8008e70: 687b ldr r3, [r7, #4]
- 8008e72: 681b ldr r3, [r3, #0]
- 8008e74: f022 0201 bic.w r2, r2, #1
- 8008e78: 601a str r2, [r3, #0]
- 8008e7a: e16f b.n 800915c <HAL_DMA_Abort_IT+0x480>
- 8008e7c: 40020010 .word 0x40020010
- 8008e80: 40020028 .word 0x40020028
- 8008e84: 40020040 .word 0x40020040
- 8008e88: 40020058 .word 0x40020058
- 8008e8c: 40020070 .word 0x40020070
- 8008e90: 40020088 .word 0x40020088
- 8008e94: 400200a0 .word 0x400200a0
- 8008e98: 400200b8 .word 0x400200b8
- 8008e9c: 40020410 .word 0x40020410
- 8008ea0: 40020428 .word 0x40020428
- 8008ea4: 40020440 .word 0x40020440
- 8008ea8: 40020458 .word 0x40020458
- 8008eac: 40020470 .word 0x40020470
- 8008eb0: 40020488 .word 0x40020488
- 8008eb4: 400204a0 .word 0x400204a0
- 8008eb8: 400204b8 .word 0x400204b8
- }
- else /* BDMA channel */
- {
- /* Disable DMA All Interrupts */
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
- 8008ebc: 687b ldr r3, [r7, #4]
- 8008ebe: 681b ldr r3, [r3, #0]
- 8008ec0: 681a ldr r2, [r3, #0]
- 8008ec2: 687b ldr r3, [r7, #4]
- 8008ec4: 681b ldr r3, [r3, #0]
- 8008ec6: f022 020e bic.w r2, r2, #14
- 8008eca: 601a str r2, [r3, #0]
- /* Disable the channel */
- __HAL_DMA_DISABLE(hdma);
- 8008ecc: 687b ldr r3, [r7, #4]
- 8008ece: 681b ldr r3, [r3, #0]
- 8008ed0: 4a6c ldr r2, [pc, #432] @ (8009084 <HAL_DMA_Abort_IT+0x3a8>)
- 8008ed2: 4293 cmp r3, r2
- 8008ed4: d04a beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008ed6: 687b ldr r3, [r7, #4]
- 8008ed8: 681b ldr r3, [r3, #0]
- 8008eda: 4a6b ldr r2, [pc, #428] @ (8009088 <HAL_DMA_Abort_IT+0x3ac>)
- 8008edc: 4293 cmp r3, r2
- 8008ede: d045 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008ee0: 687b ldr r3, [r7, #4]
- 8008ee2: 681b ldr r3, [r3, #0]
- 8008ee4: 4a69 ldr r2, [pc, #420] @ (800908c <HAL_DMA_Abort_IT+0x3b0>)
- 8008ee6: 4293 cmp r3, r2
- 8008ee8: d040 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008eea: 687b ldr r3, [r7, #4]
- 8008eec: 681b ldr r3, [r3, #0]
- 8008eee: 4a68 ldr r2, [pc, #416] @ (8009090 <HAL_DMA_Abort_IT+0x3b4>)
- 8008ef0: 4293 cmp r3, r2
- 8008ef2: d03b beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008ef4: 687b ldr r3, [r7, #4]
- 8008ef6: 681b ldr r3, [r3, #0]
- 8008ef8: 4a66 ldr r2, [pc, #408] @ (8009094 <HAL_DMA_Abort_IT+0x3b8>)
- 8008efa: 4293 cmp r3, r2
- 8008efc: d036 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008efe: 687b ldr r3, [r7, #4]
- 8008f00: 681b ldr r3, [r3, #0]
- 8008f02: 4a65 ldr r2, [pc, #404] @ (8009098 <HAL_DMA_Abort_IT+0x3bc>)
- 8008f04: 4293 cmp r3, r2
- 8008f06: d031 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f08: 687b ldr r3, [r7, #4]
- 8008f0a: 681b ldr r3, [r3, #0]
- 8008f0c: 4a63 ldr r2, [pc, #396] @ (800909c <HAL_DMA_Abort_IT+0x3c0>)
- 8008f0e: 4293 cmp r3, r2
- 8008f10: d02c beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f12: 687b ldr r3, [r7, #4]
- 8008f14: 681b ldr r3, [r3, #0]
- 8008f16: 4a62 ldr r2, [pc, #392] @ (80090a0 <HAL_DMA_Abort_IT+0x3c4>)
- 8008f18: 4293 cmp r3, r2
- 8008f1a: d027 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f1c: 687b ldr r3, [r7, #4]
- 8008f1e: 681b ldr r3, [r3, #0]
- 8008f20: 4a60 ldr r2, [pc, #384] @ (80090a4 <HAL_DMA_Abort_IT+0x3c8>)
- 8008f22: 4293 cmp r3, r2
- 8008f24: d022 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f26: 687b ldr r3, [r7, #4]
- 8008f28: 681b ldr r3, [r3, #0]
- 8008f2a: 4a5f ldr r2, [pc, #380] @ (80090a8 <HAL_DMA_Abort_IT+0x3cc>)
- 8008f2c: 4293 cmp r3, r2
- 8008f2e: d01d beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f30: 687b ldr r3, [r7, #4]
- 8008f32: 681b ldr r3, [r3, #0]
- 8008f34: 4a5d ldr r2, [pc, #372] @ (80090ac <HAL_DMA_Abort_IT+0x3d0>)
- 8008f36: 4293 cmp r3, r2
- 8008f38: d018 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f3a: 687b ldr r3, [r7, #4]
- 8008f3c: 681b ldr r3, [r3, #0]
- 8008f3e: 4a5c ldr r2, [pc, #368] @ (80090b0 <HAL_DMA_Abort_IT+0x3d4>)
- 8008f40: 4293 cmp r3, r2
- 8008f42: d013 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f44: 687b ldr r3, [r7, #4]
- 8008f46: 681b ldr r3, [r3, #0]
- 8008f48: 4a5a ldr r2, [pc, #360] @ (80090b4 <HAL_DMA_Abort_IT+0x3d8>)
- 8008f4a: 4293 cmp r3, r2
- 8008f4c: d00e beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f4e: 687b ldr r3, [r7, #4]
- 8008f50: 681b ldr r3, [r3, #0]
- 8008f52: 4a59 ldr r2, [pc, #356] @ (80090b8 <HAL_DMA_Abort_IT+0x3dc>)
- 8008f54: 4293 cmp r3, r2
- 8008f56: d009 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f58: 687b ldr r3, [r7, #4]
- 8008f5a: 681b ldr r3, [r3, #0]
- 8008f5c: 4a57 ldr r2, [pc, #348] @ (80090bc <HAL_DMA_Abort_IT+0x3e0>)
- 8008f5e: 4293 cmp r3, r2
- 8008f60: d004 beq.n 8008f6c <HAL_DMA_Abort_IT+0x290>
- 8008f62: 687b ldr r3, [r7, #4]
- 8008f64: 681b ldr r3, [r3, #0]
- 8008f66: 4a56 ldr r2, [pc, #344] @ (80090c0 <HAL_DMA_Abort_IT+0x3e4>)
- 8008f68: 4293 cmp r3, r2
- 8008f6a: d108 bne.n 8008f7e <HAL_DMA_Abort_IT+0x2a2>
- 8008f6c: 687b ldr r3, [r7, #4]
- 8008f6e: 681b ldr r3, [r3, #0]
- 8008f70: 681a ldr r2, [r3, #0]
- 8008f72: 687b ldr r3, [r7, #4]
- 8008f74: 681b ldr r3, [r3, #0]
- 8008f76: f022 0201 bic.w r2, r2, #1
- 8008f7a: 601a str r2, [r3, #0]
- 8008f7c: e007 b.n 8008f8e <HAL_DMA_Abort_IT+0x2b2>
- 8008f7e: 687b ldr r3, [r7, #4]
- 8008f80: 681b ldr r3, [r3, #0]
- 8008f82: 681a ldr r2, [r3, #0]
- 8008f84: 687b ldr r3, [r7, #4]
- 8008f86: 681b ldr r3, [r3, #0]
- 8008f88: f022 0201 bic.w r2, r2, #1
- 8008f8c: 601a str r2, [r3, #0]
- if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
- 8008f8e: 687b ldr r3, [r7, #4]
- 8008f90: 681b ldr r3, [r3, #0]
- 8008f92: 4a3c ldr r2, [pc, #240] @ (8009084 <HAL_DMA_Abort_IT+0x3a8>)
- 8008f94: 4293 cmp r3, r2
- 8008f96: d072 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008f98: 687b ldr r3, [r7, #4]
- 8008f9a: 681b ldr r3, [r3, #0]
- 8008f9c: 4a3a ldr r2, [pc, #232] @ (8009088 <HAL_DMA_Abort_IT+0x3ac>)
- 8008f9e: 4293 cmp r3, r2
- 8008fa0: d06d beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fa2: 687b ldr r3, [r7, #4]
- 8008fa4: 681b ldr r3, [r3, #0]
- 8008fa6: 4a39 ldr r2, [pc, #228] @ (800908c <HAL_DMA_Abort_IT+0x3b0>)
- 8008fa8: 4293 cmp r3, r2
- 8008faa: d068 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fac: 687b ldr r3, [r7, #4]
- 8008fae: 681b ldr r3, [r3, #0]
- 8008fb0: 4a37 ldr r2, [pc, #220] @ (8009090 <HAL_DMA_Abort_IT+0x3b4>)
- 8008fb2: 4293 cmp r3, r2
- 8008fb4: d063 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fb6: 687b ldr r3, [r7, #4]
- 8008fb8: 681b ldr r3, [r3, #0]
- 8008fba: 4a36 ldr r2, [pc, #216] @ (8009094 <HAL_DMA_Abort_IT+0x3b8>)
- 8008fbc: 4293 cmp r3, r2
- 8008fbe: d05e beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fc0: 687b ldr r3, [r7, #4]
- 8008fc2: 681b ldr r3, [r3, #0]
- 8008fc4: 4a34 ldr r2, [pc, #208] @ (8009098 <HAL_DMA_Abort_IT+0x3bc>)
- 8008fc6: 4293 cmp r3, r2
- 8008fc8: d059 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fca: 687b ldr r3, [r7, #4]
- 8008fcc: 681b ldr r3, [r3, #0]
- 8008fce: 4a33 ldr r2, [pc, #204] @ (800909c <HAL_DMA_Abort_IT+0x3c0>)
- 8008fd0: 4293 cmp r3, r2
- 8008fd2: d054 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fd4: 687b ldr r3, [r7, #4]
- 8008fd6: 681b ldr r3, [r3, #0]
- 8008fd8: 4a31 ldr r2, [pc, #196] @ (80090a0 <HAL_DMA_Abort_IT+0x3c4>)
- 8008fda: 4293 cmp r3, r2
- 8008fdc: d04f beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fde: 687b ldr r3, [r7, #4]
- 8008fe0: 681b ldr r3, [r3, #0]
- 8008fe2: 4a30 ldr r2, [pc, #192] @ (80090a4 <HAL_DMA_Abort_IT+0x3c8>)
- 8008fe4: 4293 cmp r3, r2
- 8008fe6: d04a beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008fe8: 687b ldr r3, [r7, #4]
- 8008fea: 681b ldr r3, [r3, #0]
- 8008fec: 4a2e ldr r2, [pc, #184] @ (80090a8 <HAL_DMA_Abort_IT+0x3cc>)
- 8008fee: 4293 cmp r3, r2
- 8008ff0: d045 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008ff2: 687b ldr r3, [r7, #4]
- 8008ff4: 681b ldr r3, [r3, #0]
- 8008ff6: 4a2d ldr r2, [pc, #180] @ (80090ac <HAL_DMA_Abort_IT+0x3d0>)
- 8008ff8: 4293 cmp r3, r2
- 8008ffa: d040 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8008ffc: 687b ldr r3, [r7, #4]
- 8008ffe: 681b ldr r3, [r3, #0]
- 8009000: 4a2b ldr r2, [pc, #172] @ (80090b0 <HAL_DMA_Abort_IT+0x3d4>)
- 8009002: 4293 cmp r3, r2
- 8009004: d03b beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009006: 687b ldr r3, [r7, #4]
- 8009008: 681b ldr r3, [r3, #0]
- 800900a: 4a2a ldr r2, [pc, #168] @ (80090b4 <HAL_DMA_Abort_IT+0x3d8>)
- 800900c: 4293 cmp r3, r2
- 800900e: d036 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009010: 687b ldr r3, [r7, #4]
- 8009012: 681b ldr r3, [r3, #0]
- 8009014: 4a28 ldr r2, [pc, #160] @ (80090b8 <HAL_DMA_Abort_IT+0x3dc>)
- 8009016: 4293 cmp r3, r2
- 8009018: d031 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 800901a: 687b ldr r3, [r7, #4]
- 800901c: 681b ldr r3, [r3, #0]
- 800901e: 4a27 ldr r2, [pc, #156] @ (80090bc <HAL_DMA_Abort_IT+0x3e0>)
- 8009020: 4293 cmp r3, r2
- 8009022: d02c beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009024: 687b ldr r3, [r7, #4]
- 8009026: 681b ldr r3, [r3, #0]
- 8009028: 4a25 ldr r2, [pc, #148] @ (80090c0 <HAL_DMA_Abort_IT+0x3e4>)
- 800902a: 4293 cmp r3, r2
- 800902c: d027 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 800902e: 687b ldr r3, [r7, #4]
- 8009030: 681b ldr r3, [r3, #0]
- 8009032: 4a24 ldr r2, [pc, #144] @ (80090c4 <HAL_DMA_Abort_IT+0x3e8>)
- 8009034: 4293 cmp r3, r2
- 8009036: d022 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009038: 687b ldr r3, [r7, #4]
- 800903a: 681b ldr r3, [r3, #0]
- 800903c: 4a22 ldr r2, [pc, #136] @ (80090c8 <HAL_DMA_Abort_IT+0x3ec>)
- 800903e: 4293 cmp r3, r2
- 8009040: d01d beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009042: 687b ldr r3, [r7, #4]
- 8009044: 681b ldr r3, [r3, #0]
- 8009046: 4a21 ldr r2, [pc, #132] @ (80090cc <HAL_DMA_Abort_IT+0x3f0>)
- 8009048: 4293 cmp r3, r2
- 800904a: d018 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 800904c: 687b ldr r3, [r7, #4]
- 800904e: 681b ldr r3, [r3, #0]
- 8009050: 4a1f ldr r2, [pc, #124] @ (80090d0 <HAL_DMA_Abort_IT+0x3f4>)
- 8009052: 4293 cmp r3, r2
- 8009054: d013 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009056: 687b ldr r3, [r7, #4]
- 8009058: 681b ldr r3, [r3, #0]
- 800905a: 4a1e ldr r2, [pc, #120] @ (80090d4 <HAL_DMA_Abort_IT+0x3f8>)
- 800905c: 4293 cmp r3, r2
- 800905e: d00e beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009060: 687b ldr r3, [r7, #4]
- 8009062: 681b ldr r3, [r3, #0]
- 8009064: 4a1c ldr r2, [pc, #112] @ (80090d8 <HAL_DMA_Abort_IT+0x3fc>)
- 8009066: 4293 cmp r3, r2
- 8009068: d009 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 800906a: 687b ldr r3, [r7, #4]
- 800906c: 681b ldr r3, [r3, #0]
- 800906e: 4a1b ldr r2, [pc, #108] @ (80090dc <HAL_DMA_Abort_IT+0x400>)
- 8009070: 4293 cmp r3, r2
- 8009072: d004 beq.n 800907e <HAL_DMA_Abort_IT+0x3a2>
- 8009074: 687b ldr r3, [r7, #4]
- 8009076: 681b ldr r3, [r3, #0]
- 8009078: 4a19 ldr r2, [pc, #100] @ (80090e0 <HAL_DMA_Abort_IT+0x404>)
- 800907a: 4293 cmp r3, r2
- 800907c: d132 bne.n 80090e4 <HAL_DMA_Abort_IT+0x408>
- 800907e: 2301 movs r3, #1
- 8009080: e031 b.n 80090e6 <HAL_DMA_Abort_IT+0x40a>
- 8009082: bf00 nop
- 8009084: 40020010 .word 0x40020010
- 8009088: 40020028 .word 0x40020028
- 800908c: 40020040 .word 0x40020040
- 8009090: 40020058 .word 0x40020058
- 8009094: 40020070 .word 0x40020070
- 8009098: 40020088 .word 0x40020088
- 800909c: 400200a0 .word 0x400200a0
- 80090a0: 400200b8 .word 0x400200b8
- 80090a4: 40020410 .word 0x40020410
- 80090a8: 40020428 .word 0x40020428
- 80090ac: 40020440 .word 0x40020440
- 80090b0: 40020458 .word 0x40020458
- 80090b4: 40020470 .word 0x40020470
- 80090b8: 40020488 .word 0x40020488
- 80090bc: 400204a0 .word 0x400204a0
- 80090c0: 400204b8 .word 0x400204b8
- 80090c4: 58025408 .word 0x58025408
- 80090c8: 5802541c .word 0x5802541c
- 80090cc: 58025430 .word 0x58025430
- 80090d0: 58025444 .word 0x58025444
- 80090d4: 58025458 .word 0x58025458
- 80090d8: 5802546c .word 0x5802546c
- 80090dc: 58025480 .word 0x58025480
- 80090e0: 58025494 .word 0x58025494
- 80090e4: 2300 movs r3, #0
- 80090e6: 2b00 cmp r3, #0
- 80090e8: d028 beq.n 800913c <HAL_DMA_Abort_IT+0x460>
- {
- /* disable the DMAMUX sync overrun IT */
- hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
- 80090ea: 687b ldr r3, [r7, #4]
- 80090ec: 6e1b ldr r3, [r3, #96] @ 0x60
- 80090ee: 681a ldr r2, [r3, #0]
- 80090f0: 687b ldr r3, [r7, #4]
- 80090f2: 6e1b ldr r3, [r3, #96] @ 0x60
- 80090f4: f422 7280 bic.w r2, r2, #256 @ 0x100
- 80090f8: 601a str r2, [r3, #0]
- /* Clear all flags */
- regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
- 80090fa: 687b ldr r3, [r7, #4]
- 80090fc: 6d9b ldr r3, [r3, #88] @ 0x58
- 80090fe: 60fb str r3, [r7, #12]
- regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
- 8009100: 687b ldr r3, [r7, #4]
- 8009102: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009104: f003 031f and.w r3, r3, #31
- 8009108: 2201 movs r2, #1
- 800910a: 409a lsls r2, r3
- 800910c: 68fb ldr r3, [r7, #12]
- 800910e: 605a str r2, [r3, #4]
- /* Clear the DMAMUX synchro overrun flag */
- hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
- 8009110: 687b ldr r3, [r7, #4]
- 8009112: 6e5b ldr r3, [r3, #100] @ 0x64
- 8009114: 687a ldr r2, [r7, #4]
- 8009116: 6e92 ldr r2, [r2, #104] @ 0x68
- 8009118: 605a str r2, [r3, #4]
- if(hdma->DMAmuxRequestGen != 0U)
- 800911a: 687b ldr r3, [r7, #4]
- 800911c: 6edb ldr r3, [r3, #108] @ 0x6c
- 800911e: 2b00 cmp r3, #0
- 8009120: d00c beq.n 800913c <HAL_DMA_Abort_IT+0x460>
- {
- /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
- /* disable the request gen overrun IT */
- hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
- 8009122: 687b ldr r3, [r7, #4]
- 8009124: 6edb ldr r3, [r3, #108] @ 0x6c
- 8009126: 681a ldr r2, [r3, #0]
- 8009128: 687b ldr r3, [r7, #4]
- 800912a: 6edb ldr r3, [r3, #108] @ 0x6c
- 800912c: f422 7280 bic.w r2, r2, #256 @ 0x100
- 8009130: 601a str r2, [r3, #0]
- /* Clear the DMAMUX request generator overrun flag */
- hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
- 8009132: 687b ldr r3, [r7, #4]
- 8009134: 6f1b ldr r3, [r3, #112] @ 0x70
- 8009136: 687a ldr r2, [r7, #4]
- 8009138: 6f52 ldr r2, [r2, #116] @ 0x74
- 800913a: 605a str r2, [r3, #4]
- }
- }
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 800913c: 687b ldr r3, [r7, #4]
- 800913e: 2201 movs r2, #1
- 8009140: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 8009144: 687b ldr r3, [r7, #4]
- 8009146: 2200 movs r2, #0
- 8009148: f883 2034 strb.w r2, [r3, #52] @ 0x34
- /* Call User Abort callback */
- if(hdma->XferAbortCallback != NULL)
- 800914c: 687b ldr r3, [r7, #4]
- 800914e: 6d1b ldr r3, [r3, #80] @ 0x50
- 8009150: 2b00 cmp r3, #0
- 8009152: d003 beq.n 800915c <HAL_DMA_Abort_IT+0x480>
- {
- hdma->XferAbortCallback(hdma);
- 8009154: 687b ldr r3, [r7, #4]
- 8009156: 6d1b ldr r3, [r3, #80] @ 0x50
- 8009158: 6878 ldr r0, [r7, #4]
- 800915a: 4798 blx r3
- }
- }
- }
- return HAL_OK;
- 800915c: 2300 movs r3, #0
- }
- 800915e: 4618 mov r0, r3
- 8009160: 3710 adds r7, #16
- 8009162: 46bd mov sp, r7
- 8009164: bd80 pop {r7, pc}
- 8009166: bf00 nop
- 08009168 <HAL_DMA_IRQHandler>:
- * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
- * the configuration information for the specified DMA Stream.
- * @retval None
- */
- void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
- {
- 8009168: b580 push {r7, lr}
- 800916a: b08a sub sp, #40 @ 0x28
- 800916c: af00 add r7, sp, #0
- 800916e: 6078 str r0, [r7, #4]
- uint32_t tmpisr_dma, tmpisr_bdma;
- uint32_t ccr_reg;
- __IO uint32_t count = 0U;
- 8009170: 2300 movs r3, #0
- 8009172: 60fb str r3, [r7, #12]
- uint32_t timeout = SystemCoreClock / 9600U;
- 8009174: 4b67 ldr r3, [pc, #412] @ (8009314 <HAL_DMA_IRQHandler+0x1ac>)
- 8009176: 681b ldr r3, [r3, #0]
- 8009178: 4a67 ldr r2, [pc, #412] @ (8009318 <HAL_DMA_IRQHandler+0x1b0>)
- 800917a: fba2 2303 umull r2, r3, r2, r3
- 800917e: 0a9b lsrs r3, r3, #10
- 8009180: 627b str r3, [r7, #36] @ 0x24
- /* calculate DMA base and stream number */
- DMA_Base_Registers *regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
- 8009182: 687b ldr r3, [r7, #4]
- 8009184: 6d9b ldr r3, [r3, #88] @ 0x58
- 8009186: 623b str r3, [r7, #32]
- BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
- 8009188: 687b ldr r3, [r7, #4]
- 800918a: 6d9b ldr r3, [r3, #88] @ 0x58
- 800918c: 61fb str r3, [r7, #28]
- tmpisr_dma = regs_dma->ISR;
- 800918e: 6a3b ldr r3, [r7, #32]
- 8009190: 681b ldr r3, [r3, #0]
- 8009192: 61bb str r3, [r7, #24]
- tmpisr_bdma = regs_bdma->ISR;
- 8009194: 69fb ldr r3, [r7, #28]
- 8009196: 681b ldr r3, [r3, #0]
- 8009198: 617b str r3, [r7, #20]
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 800919a: 687b ldr r3, [r7, #4]
- 800919c: 681b ldr r3, [r3, #0]
- 800919e: 4a5f ldr r2, [pc, #380] @ (800931c <HAL_DMA_IRQHandler+0x1b4>)
- 80091a0: 4293 cmp r3, r2
- 80091a2: d04a beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091a4: 687b ldr r3, [r7, #4]
- 80091a6: 681b ldr r3, [r3, #0]
- 80091a8: 4a5d ldr r2, [pc, #372] @ (8009320 <HAL_DMA_IRQHandler+0x1b8>)
- 80091aa: 4293 cmp r3, r2
- 80091ac: d045 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091ae: 687b ldr r3, [r7, #4]
- 80091b0: 681b ldr r3, [r3, #0]
- 80091b2: 4a5c ldr r2, [pc, #368] @ (8009324 <HAL_DMA_IRQHandler+0x1bc>)
- 80091b4: 4293 cmp r3, r2
- 80091b6: d040 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091b8: 687b ldr r3, [r7, #4]
- 80091ba: 681b ldr r3, [r3, #0]
- 80091bc: 4a5a ldr r2, [pc, #360] @ (8009328 <HAL_DMA_IRQHandler+0x1c0>)
- 80091be: 4293 cmp r3, r2
- 80091c0: d03b beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091c2: 687b ldr r3, [r7, #4]
- 80091c4: 681b ldr r3, [r3, #0]
- 80091c6: 4a59 ldr r2, [pc, #356] @ (800932c <HAL_DMA_IRQHandler+0x1c4>)
- 80091c8: 4293 cmp r3, r2
- 80091ca: d036 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091cc: 687b ldr r3, [r7, #4]
- 80091ce: 681b ldr r3, [r3, #0]
- 80091d0: 4a57 ldr r2, [pc, #348] @ (8009330 <HAL_DMA_IRQHandler+0x1c8>)
- 80091d2: 4293 cmp r3, r2
- 80091d4: d031 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091d6: 687b ldr r3, [r7, #4]
- 80091d8: 681b ldr r3, [r3, #0]
- 80091da: 4a56 ldr r2, [pc, #344] @ (8009334 <HAL_DMA_IRQHandler+0x1cc>)
- 80091dc: 4293 cmp r3, r2
- 80091de: d02c beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091e0: 687b ldr r3, [r7, #4]
- 80091e2: 681b ldr r3, [r3, #0]
- 80091e4: 4a54 ldr r2, [pc, #336] @ (8009338 <HAL_DMA_IRQHandler+0x1d0>)
- 80091e6: 4293 cmp r3, r2
- 80091e8: d027 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091ea: 687b ldr r3, [r7, #4]
- 80091ec: 681b ldr r3, [r3, #0]
- 80091ee: 4a53 ldr r2, [pc, #332] @ (800933c <HAL_DMA_IRQHandler+0x1d4>)
- 80091f0: 4293 cmp r3, r2
- 80091f2: d022 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091f4: 687b ldr r3, [r7, #4]
- 80091f6: 681b ldr r3, [r3, #0]
- 80091f8: 4a51 ldr r2, [pc, #324] @ (8009340 <HAL_DMA_IRQHandler+0x1d8>)
- 80091fa: 4293 cmp r3, r2
- 80091fc: d01d beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 80091fe: 687b ldr r3, [r7, #4]
- 8009200: 681b ldr r3, [r3, #0]
- 8009202: 4a50 ldr r2, [pc, #320] @ (8009344 <HAL_DMA_IRQHandler+0x1dc>)
- 8009204: 4293 cmp r3, r2
- 8009206: d018 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 8009208: 687b ldr r3, [r7, #4]
- 800920a: 681b ldr r3, [r3, #0]
- 800920c: 4a4e ldr r2, [pc, #312] @ (8009348 <HAL_DMA_IRQHandler+0x1e0>)
- 800920e: 4293 cmp r3, r2
- 8009210: d013 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 8009212: 687b ldr r3, [r7, #4]
- 8009214: 681b ldr r3, [r3, #0]
- 8009216: 4a4d ldr r2, [pc, #308] @ (800934c <HAL_DMA_IRQHandler+0x1e4>)
- 8009218: 4293 cmp r3, r2
- 800921a: d00e beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 800921c: 687b ldr r3, [r7, #4]
- 800921e: 681b ldr r3, [r3, #0]
- 8009220: 4a4b ldr r2, [pc, #300] @ (8009350 <HAL_DMA_IRQHandler+0x1e8>)
- 8009222: 4293 cmp r3, r2
- 8009224: d009 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 8009226: 687b ldr r3, [r7, #4]
- 8009228: 681b ldr r3, [r3, #0]
- 800922a: 4a4a ldr r2, [pc, #296] @ (8009354 <HAL_DMA_IRQHandler+0x1ec>)
- 800922c: 4293 cmp r3, r2
- 800922e: d004 beq.n 800923a <HAL_DMA_IRQHandler+0xd2>
- 8009230: 687b ldr r3, [r7, #4]
- 8009232: 681b ldr r3, [r3, #0]
- 8009234: 4a48 ldr r2, [pc, #288] @ (8009358 <HAL_DMA_IRQHandler+0x1f0>)
- 8009236: 4293 cmp r3, r2
- 8009238: d101 bne.n 800923e <HAL_DMA_IRQHandler+0xd6>
- 800923a: 2301 movs r3, #1
- 800923c: e000 b.n 8009240 <HAL_DMA_IRQHandler+0xd8>
- 800923e: 2300 movs r3, #0
- 8009240: 2b00 cmp r3, #0
- 8009242: f000 842b beq.w 8009a9c <HAL_DMA_IRQHandler+0x934>
- {
- /* Transfer Error Interrupt management ***************************************/
- if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
- 8009246: 687b ldr r3, [r7, #4]
- 8009248: 6ddb ldr r3, [r3, #92] @ 0x5c
- 800924a: f003 031f and.w r3, r3, #31
- 800924e: 2208 movs r2, #8
- 8009250: 409a lsls r2, r3
- 8009252: 69bb ldr r3, [r7, #24]
- 8009254: 4013 ands r3, r2
- 8009256: 2b00 cmp r3, #0
- 8009258: f000 80a2 beq.w 80093a0 <HAL_DMA_IRQHandler+0x238>
- {
- if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
- 800925c: 687b ldr r3, [r7, #4]
- 800925e: 681b ldr r3, [r3, #0]
- 8009260: 4a2e ldr r2, [pc, #184] @ (800931c <HAL_DMA_IRQHandler+0x1b4>)
- 8009262: 4293 cmp r3, r2
- 8009264: d04a beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 8009266: 687b ldr r3, [r7, #4]
- 8009268: 681b ldr r3, [r3, #0]
- 800926a: 4a2d ldr r2, [pc, #180] @ (8009320 <HAL_DMA_IRQHandler+0x1b8>)
- 800926c: 4293 cmp r3, r2
- 800926e: d045 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 8009270: 687b ldr r3, [r7, #4]
- 8009272: 681b ldr r3, [r3, #0]
- 8009274: 4a2b ldr r2, [pc, #172] @ (8009324 <HAL_DMA_IRQHandler+0x1bc>)
- 8009276: 4293 cmp r3, r2
- 8009278: d040 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 800927a: 687b ldr r3, [r7, #4]
- 800927c: 681b ldr r3, [r3, #0]
- 800927e: 4a2a ldr r2, [pc, #168] @ (8009328 <HAL_DMA_IRQHandler+0x1c0>)
- 8009280: 4293 cmp r3, r2
- 8009282: d03b beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 8009284: 687b ldr r3, [r7, #4]
- 8009286: 681b ldr r3, [r3, #0]
- 8009288: 4a28 ldr r2, [pc, #160] @ (800932c <HAL_DMA_IRQHandler+0x1c4>)
- 800928a: 4293 cmp r3, r2
- 800928c: d036 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 800928e: 687b ldr r3, [r7, #4]
- 8009290: 681b ldr r3, [r3, #0]
- 8009292: 4a27 ldr r2, [pc, #156] @ (8009330 <HAL_DMA_IRQHandler+0x1c8>)
- 8009294: 4293 cmp r3, r2
- 8009296: d031 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 8009298: 687b ldr r3, [r7, #4]
- 800929a: 681b ldr r3, [r3, #0]
- 800929c: 4a25 ldr r2, [pc, #148] @ (8009334 <HAL_DMA_IRQHandler+0x1cc>)
- 800929e: 4293 cmp r3, r2
- 80092a0: d02c beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092a2: 687b ldr r3, [r7, #4]
- 80092a4: 681b ldr r3, [r3, #0]
- 80092a6: 4a24 ldr r2, [pc, #144] @ (8009338 <HAL_DMA_IRQHandler+0x1d0>)
- 80092a8: 4293 cmp r3, r2
- 80092aa: d027 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092ac: 687b ldr r3, [r7, #4]
- 80092ae: 681b ldr r3, [r3, #0]
- 80092b0: 4a22 ldr r2, [pc, #136] @ (800933c <HAL_DMA_IRQHandler+0x1d4>)
- 80092b2: 4293 cmp r3, r2
- 80092b4: d022 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092b6: 687b ldr r3, [r7, #4]
- 80092b8: 681b ldr r3, [r3, #0]
- 80092ba: 4a21 ldr r2, [pc, #132] @ (8009340 <HAL_DMA_IRQHandler+0x1d8>)
- 80092bc: 4293 cmp r3, r2
- 80092be: d01d beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092c0: 687b ldr r3, [r7, #4]
- 80092c2: 681b ldr r3, [r3, #0]
- 80092c4: 4a1f ldr r2, [pc, #124] @ (8009344 <HAL_DMA_IRQHandler+0x1dc>)
- 80092c6: 4293 cmp r3, r2
- 80092c8: d018 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092ca: 687b ldr r3, [r7, #4]
- 80092cc: 681b ldr r3, [r3, #0]
- 80092ce: 4a1e ldr r2, [pc, #120] @ (8009348 <HAL_DMA_IRQHandler+0x1e0>)
- 80092d0: 4293 cmp r3, r2
- 80092d2: d013 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092d4: 687b ldr r3, [r7, #4]
- 80092d6: 681b ldr r3, [r3, #0]
- 80092d8: 4a1c ldr r2, [pc, #112] @ (800934c <HAL_DMA_IRQHandler+0x1e4>)
- 80092da: 4293 cmp r3, r2
- 80092dc: d00e beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092de: 687b ldr r3, [r7, #4]
- 80092e0: 681b ldr r3, [r3, #0]
- 80092e2: 4a1b ldr r2, [pc, #108] @ (8009350 <HAL_DMA_IRQHandler+0x1e8>)
- 80092e4: 4293 cmp r3, r2
- 80092e6: d009 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092e8: 687b ldr r3, [r7, #4]
- 80092ea: 681b ldr r3, [r3, #0]
- 80092ec: 4a19 ldr r2, [pc, #100] @ (8009354 <HAL_DMA_IRQHandler+0x1ec>)
- 80092ee: 4293 cmp r3, r2
- 80092f0: d004 beq.n 80092fc <HAL_DMA_IRQHandler+0x194>
- 80092f2: 687b ldr r3, [r7, #4]
- 80092f4: 681b ldr r3, [r3, #0]
- 80092f6: 4a18 ldr r2, [pc, #96] @ (8009358 <HAL_DMA_IRQHandler+0x1f0>)
- 80092f8: 4293 cmp r3, r2
- 80092fa: d12f bne.n 800935c <HAL_DMA_IRQHandler+0x1f4>
- 80092fc: 687b ldr r3, [r7, #4]
- 80092fe: 681b ldr r3, [r3, #0]
- 8009300: 681b ldr r3, [r3, #0]
- 8009302: f003 0304 and.w r3, r3, #4
- 8009306: 2b00 cmp r3, #0
- 8009308: bf14 ite ne
- 800930a: 2301 movne r3, #1
- 800930c: 2300 moveq r3, #0
- 800930e: b2db uxtb r3, r3
- 8009310: e02e b.n 8009370 <HAL_DMA_IRQHandler+0x208>
- 8009312: bf00 nop
- 8009314: 24000034 .word 0x24000034
- 8009318: 1b4e81b5 .word 0x1b4e81b5
- 800931c: 40020010 .word 0x40020010
- 8009320: 40020028 .word 0x40020028
- 8009324: 40020040 .word 0x40020040
- 8009328: 40020058 .word 0x40020058
- 800932c: 40020070 .word 0x40020070
- 8009330: 40020088 .word 0x40020088
- 8009334: 400200a0 .word 0x400200a0
- 8009338: 400200b8 .word 0x400200b8
- 800933c: 40020410 .word 0x40020410
- 8009340: 40020428 .word 0x40020428
- 8009344: 40020440 .word 0x40020440
- 8009348: 40020458 .word 0x40020458
- 800934c: 40020470 .word 0x40020470
- 8009350: 40020488 .word 0x40020488
- 8009354: 400204a0 .word 0x400204a0
- 8009358: 400204b8 .word 0x400204b8
- 800935c: 687b ldr r3, [r7, #4]
- 800935e: 681b ldr r3, [r3, #0]
- 8009360: 681b ldr r3, [r3, #0]
- 8009362: f003 0308 and.w r3, r3, #8
- 8009366: 2b00 cmp r3, #0
- 8009368: bf14 ite ne
- 800936a: 2301 movne r3, #1
- 800936c: 2300 moveq r3, #0
- 800936e: b2db uxtb r3, r3
- 8009370: 2b00 cmp r3, #0
- 8009372: d015 beq.n 80093a0 <HAL_DMA_IRQHandler+0x238>
- {
- /* Disable the transfer error interrupt */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TE);
- 8009374: 687b ldr r3, [r7, #4]
- 8009376: 681b ldr r3, [r3, #0]
- 8009378: 681a ldr r2, [r3, #0]
- 800937a: 687b ldr r3, [r7, #4]
- 800937c: 681b ldr r3, [r3, #0]
- 800937e: f022 0204 bic.w r2, r2, #4
- 8009382: 601a str r2, [r3, #0]
- /* Clear the transfer error flag */
- regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
- 8009384: 687b ldr r3, [r7, #4]
- 8009386: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009388: f003 031f and.w r3, r3, #31
- 800938c: 2208 movs r2, #8
- 800938e: 409a lsls r2, r3
- 8009390: 6a3b ldr r3, [r7, #32]
- 8009392: 609a str r2, [r3, #8]
- /* Update error code */
- hdma->ErrorCode |= HAL_DMA_ERROR_TE;
- 8009394: 687b ldr r3, [r7, #4]
- 8009396: 6d5b ldr r3, [r3, #84] @ 0x54
- 8009398: f043 0201 orr.w r2, r3, #1
- 800939c: 687b ldr r3, [r7, #4]
- 800939e: 655a str r2, [r3, #84] @ 0x54
- }
- }
- /* FIFO Error Interrupt management ******************************************/
- if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
- 80093a0: 687b ldr r3, [r7, #4]
- 80093a2: 6ddb ldr r3, [r3, #92] @ 0x5c
- 80093a4: f003 031f and.w r3, r3, #31
- 80093a8: 69ba ldr r2, [r7, #24]
- 80093aa: fa22 f303 lsr.w r3, r2, r3
- 80093ae: f003 0301 and.w r3, r3, #1
- 80093b2: 2b00 cmp r3, #0
- 80093b4: d06e beq.n 8009494 <HAL_DMA_IRQHandler+0x32c>
- {
- if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
- 80093b6: 687b ldr r3, [r7, #4]
- 80093b8: 681b ldr r3, [r3, #0]
- 80093ba: 4a69 ldr r2, [pc, #420] @ (8009560 <HAL_DMA_IRQHandler+0x3f8>)
- 80093bc: 4293 cmp r3, r2
- 80093be: d04a beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 80093c0: 687b ldr r3, [r7, #4]
- 80093c2: 681b ldr r3, [r3, #0]
- 80093c4: 4a67 ldr r2, [pc, #412] @ (8009564 <HAL_DMA_IRQHandler+0x3fc>)
- 80093c6: 4293 cmp r3, r2
- 80093c8: d045 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 80093ca: 687b ldr r3, [r7, #4]
- 80093cc: 681b ldr r3, [r3, #0]
- 80093ce: 4a66 ldr r2, [pc, #408] @ (8009568 <HAL_DMA_IRQHandler+0x400>)
- 80093d0: 4293 cmp r3, r2
- 80093d2: d040 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 80093d4: 687b ldr r3, [r7, #4]
- 80093d6: 681b ldr r3, [r3, #0]
- 80093d8: 4a64 ldr r2, [pc, #400] @ (800956c <HAL_DMA_IRQHandler+0x404>)
- 80093da: 4293 cmp r3, r2
- 80093dc: d03b beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 80093de: 687b ldr r3, [r7, #4]
- 80093e0: 681b ldr r3, [r3, #0]
- 80093e2: 4a63 ldr r2, [pc, #396] @ (8009570 <HAL_DMA_IRQHandler+0x408>)
- 80093e4: 4293 cmp r3, r2
- 80093e6: d036 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 80093e8: 687b ldr r3, [r7, #4]
- 80093ea: 681b ldr r3, [r3, #0]
- 80093ec: 4a61 ldr r2, [pc, #388] @ (8009574 <HAL_DMA_IRQHandler+0x40c>)
- 80093ee: 4293 cmp r3, r2
- 80093f0: d031 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 80093f2: 687b ldr r3, [r7, #4]
- 80093f4: 681b ldr r3, [r3, #0]
- 80093f6: 4a60 ldr r2, [pc, #384] @ (8009578 <HAL_DMA_IRQHandler+0x410>)
- 80093f8: 4293 cmp r3, r2
- 80093fa: d02c beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 80093fc: 687b ldr r3, [r7, #4]
- 80093fe: 681b ldr r3, [r3, #0]
- 8009400: 4a5e ldr r2, [pc, #376] @ (800957c <HAL_DMA_IRQHandler+0x414>)
- 8009402: 4293 cmp r3, r2
- 8009404: d027 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 8009406: 687b ldr r3, [r7, #4]
- 8009408: 681b ldr r3, [r3, #0]
- 800940a: 4a5d ldr r2, [pc, #372] @ (8009580 <HAL_DMA_IRQHandler+0x418>)
- 800940c: 4293 cmp r3, r2
- 800940e: d022 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 8009410: 687b ldr r3, [r7, #4]
- 8009412: 681b ldr r3, [r3, #0]
- 8009414: 4a5b ldr r2, [pc, #364] @ (8009584 <HAL_DMA_IRQHandler+0x41c>)
- 8009416: 4293 cmp r3, r2
- 8009418: d01d beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 800941a: 687b ldr r3, [r7, #4]
- 800941c: 681b ldr r3, [r3, #0]
- 800941e: 4a5a ldr r2, [pc, #360] @ (8009588 <HAL_DMA_IRQHandler+0x420>)
- 8009420: 4293 cmp r3, r2
- 8009422: d018 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 8009424: 687b ldr r3, [r7, #4]
- 8009426: 681b ldr r3, [r3, #0]
- 8009428: 4a58 ldr r2, [pc, #352] @ (800958c <HAL_DMA_IRQHandler+0x424>)
- 800942a: 4293 cmp r3, r2
- 800942c: d013 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 800942e: 687b ldr r3, [r7, #4]
- 8009430: 681b ldr r3, [r3, #0]
- 8009432: 4a57 ldr r2, [pc, #348] @ (8009590 <HAL_DMA_IRQHandler+0x428>)
- 8009434: 4293 cmp r3, r2
- 8009436: d00e beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 8009438: 687b ldr r3, [r7, #4]
- 800943a: 681b ldr r3, [r3, #0]
- 800943c: 4a55 ldr r2, [pc, #340] @ (8009594 <HAL_DMA_IRQHandler+0x42c>)
- 800943e: 4293 cmp r3, r2
- 8009440: d009 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 8009442: 687b ldr r3, [r7, #4]
- 8009444: 681b ldr r3, [r3, #0]
- 8009446: 4a54 ldr r2, [pc, #336] @ (8009598 <HAL_DMA_IRQHandler+0x430>)
- 8009448: 4293 cmp r3, r2
- 800944a: d004 beq.n 8009456 <HAL_DMA_IRQHandler+0x2ee>
- 800944c: 687b ldr r3, [r7, #4]
- 800944e: 681b ldr r3, [r3, #0]
- 8009450: 4a52 ldr r2, [pc, #328] @ (800959c <HAL_DMA_IRQHandler+0x434>)
- 8009452: 4293 cmp r3, r2
- 8009454: d10a bne.n 800946c <HAL_DMA_IRQHandler+0x304>
- 8009456: 687b ldr r3, [r7, #4]
- 8009458: 681b ldr r3, [r3, #0]
- 800945a: 695b ldr r3, [r3, #20]
- 800945c: f003 0380 and.w r3, r3, #128 @ 0x80
- 8009460: 2b00 cmp r3, #0
- 8009462: bf14 ite ne
- 8009464: 2301 movne r3, #1
- 8009466: 2300 moveq r3, #0
- 8009468: b2db uxtb r3, r3
- 800946a: e003 b.n 8009474 <HAL_DMA_IRQHandler+0x30c>
- 800946c: 687b ldr r3, [r7, #4]
- 800946e: 681b ldr r3, [r3, #0]
- 8009470: 681b ldr r3, [r3, #0]
- 8009472: 2300 movs r3, #0
- 8009474: 2b00 cmp r3, #0
- 8009476: d00d beq.n 8009494 <HAL_DMA_IRQHandler+0x32c>
- {
- /* Clear the FIFO error flag */
- regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
- 8009478: 687b ldr r3, [r7, #4]
- 800947a: 6ddb ldr r3, [r3, #92] @ 0x5c
- 800947c: f003 031f and.w r3, r3, #31
- 8009480: 2201 movs r2, #1
- 8009482: 409a lsls r2, r3
- 8009484: 6a3b ldr r3, [r7, #32]
- 8009486: 609a str r2, [r3, #8]
- /* Update error code */
- hdma->ErrorCode |= HAL_DMA_ERROR_FE;
- 8009488: 687b ldr r3, [r7, #4]
- 800948a: 6d5b ldr r3, [r3, #84] @ 0x54
- 800948c: f043 0202 orr.w r2, r3, #2
- 8009490: 687b ldr r3, [r7, #4]
- 8009492: 655a str r2, [r3, #84] @ 0x54
- }
- }
- /* Direct Mode Error Interrupt management ***********************************/
- if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
- 8009494: 687b ldr r3, [r7, #4]
- 8009496: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009498: f003 031f and.w r3, r3, #31
- 800949c: 2204 movs r2, #4
- 800949e: 409a lsls r2, r3
- 80094a0: 69bb ldr r3, [r7, #24]
- 80094a2: 4013 ands r3, r2
- 80094a4: 2b00 cmp r3, #0
- 80094a6: f000 808f beq.w 80095c8 <HAL_DMA_IRQHandler+0x460>
- {
- if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
- 80094aa: 687b ldr r3, [r7, #4]
- 80094ac: 681b ldr r3, [r3, #0]
- 80094ae: 4a2c ldr r2, [pc, #176] @ (8009560 <HAL_DMA_IRQHandler+0x3f8>)
- 80094b0: 4293 cmp r3, r2
- 80094b2: d04a beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094b4: 687b ldr r3, [r7, #4]
- 80094b6: 681b ldr r3, [r3, #0]
- 80094b8: 4a2a ldr r2, [pc, #168] @ (8009564 <HAL_DMA_IRQHandler+0x3fc>)
- 80094ba: 4293 cmp r3, r2
- 80094bc: d045 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094be: 687b ldr r3, [r7, #4]
- 80094c0: 681b ldr r3, [r3, #0]
- 80094c2: 4a29 ldr r2, [pc, #164] @ (8009568 <HAL_DMA_IRQHandler+0x400>)
- 80094c4: 4293 cmp r3, r2
- 80094c6: d040 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094c8: 687b ldr r3, [r7, #4]
- 80094ca: 681b ldr r3, [r3, #0]
- 80094cc: 4a27 ldr r2, [pc, #156] @ (800956c <HAL_DMA_IRQHandler+0x404>)
- 80094ce: 4293 cmp r3, r2
- 80094d0: d03b beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094d2: 687b ldr r3, [r7, #4]
- 80094d4: 681b ldr r3, [r3, #0]
- 80094d6: 4a26 ldr r2, [pc, #152] @ (8009570 <HAL_DMA_IRQHandler+0x408>)
- 80094d8: 4293 cmp r3, r2
- 80094da: d036 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094dc: 687b ldr r3, [r7, #4]
- 80094de: 681b ldr r3, [r3, #0]
- 80094e0: 4a24 ldr r2, [pc, #144] @ (8009574 <HAL_DMA_IRQHandler+0x40c>)
- 80094e2: 4293 cmp r3, r2
- 80094e4: d031 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094e6: 687b ldr r3, [r7, #4]
- 80094e8: 681b ldr r3, [r3, #0]
- 80094ea: 4a23 ldr r2, [pc, #140] @ (8009578 <HAL_DMA_IRQHandler+0x410>)
- 80094ec: 4293 cmp r3, r2
- 80094ee: d02c beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094f0: 687b ldr r3, [r7, #4]
- 80094f2: 681b ldr r3, [r3, #0]
- 80094f4: 4a21 ldr r2, [pc, #132] @ (800957c <HAL_DMA_IRQHandler+0x414>)
- 80094f6: 4293 cmp r3, r2
- 80094f8: d027 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 80094fa: 687b ldr r3, [r7, #4]
- 80094fc: 681b ldr r3, [r3, #0]
- 80094fe: 4a20 ldr r2, [pc, #128] @ (8009580 <HAL_DMA_IRQHandler+0x418>)
- 8009500: 4293 cmp r3, r2
- 8009502: d022 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 8009504: 687b ldr r3, [r7, #4]
- 8009506: 681b ldr r3, [r3, #0]
- 8009508: 4a1e ldr r2, [pc, #120] @ (8009584 <HAL_DMA_IRQHandler+0x41c>)
- 800950a: 4293 cmp r3, r2
- 800950c: d01d beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 800950e: 687b ldr r3, [r7, #4]
- 8009510: 681b ldr r3, [r3, #0]
- 8009512: 4a1d ldr r2, [pc, #116] @ (8009588 <HAL_DMA_IRQHandler+0x420>)
- 8009514: 4293 cmp r3, r2
- 8009516: d018 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 8009518: 687b ldr r3, [r7, #4]
- 800951a: 681b ldr r3, [r3, #0]
- 800951c: 4a1b ldr r2, [pc, #108] @ (800958c <HAL_DMA_IRQHandler+0x424>)
- 800951e: 4293 cmp r3, r2
- 8009520: d013 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 8009522: 687b ldr r3, [r7, #4]
- 8009524: 681b ldr r3, [r3, #0]
- 8009526: 4a1a ldr r2, [pc, #104] @ (8009590 <HAL_DMA_IRQHandler+0x428>)
- 8009528: 4293 cmp r3, r2
- 800952a: d00e beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 800952c: 687b ldr r3, [r7, #4]
- 800952e: 681b ldr r3, [r3, #0]
- 8009530: 4a18 ldr r2, [pc, #96] @ (8009594 <HAL_DMA_IRQHandler+0x42c>)
- 8009532: 4293 cmp r3, r2
- 8009534: d009 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 8009536: 687b ldr r3, [r7, #4]
- 8009538: 681b ldr r3, [r3, #0]
- 800953a: 4a17 ldr r2, [pc, #92] @ (8009598 <HAL_DMA_IRQHandler+0x430>)
- 800953c: 4293 cmp r3, r2
- 800953e: d004 beq.n 800954a <HAL_DMA_IRQHandler+0x3e2>
- 8009540: 687b ldr r3, [r7, #4]
- 8009542: 681b ldr r3, [r3, #0]
- 8009544: 4a15 ldr r2, [pc, #84] @ (800959c <HAL_DMA_IRQHandler+0x434>)
- 8009546: 4293 cmp r3, r2
- 8009548: d12a bne.n 80095a0 <HAL_DMA_IRQHandler+0x438>
- 800954a: 687b ldr r3, [r7, #4]
- 800954c: 681b ldr r3, [r3, #0]
- 800954e: 681b ldr r3, [r3, #0]
- 8009550: f003 0302 and.w r3, r3, #2
- 8009554: 2b00 cmp r3, #0
- 8009556: bf14 ite ne
- 8009558: 2301 movne r3, #1
- 800955a: 2300 moveq r3, #0
- 800955c: b2db uxtb r3, r3
- 800955e: e023 b.n 80095a8 <HAL_DMA_IRQHandler+0x440>
- 8009560: 40020010 .word 0x40020010
- 8009564: 40020028 .word 0x40020028
- 8009568: 40020040 .word 0x40020040
- 800956c: 40020058 .word 0x40020058
- 8009570: 40020070 .word 0x40020070
- 8009574: 40020088 .word 0x40020088
- 8009578: 400200a0 .word 0x400200a0
- 800957c: 400200b8 .word 0x400200b8
- 8009580: 40020410 .word 0x40020410
- 8009584: 40020428 .word 0x40020428
- 8009588: 40020440 .word 0x40020440
- 800958c: 40020458 .word 0x40020458
- 8009590: 40020470 .word 0x40020470
- 8009594: 40020488 .word 0x40020488
- 8009598: 400204a0 .word 0x400204a0
- 800959c: 400204b8 .word 0x400204b8
- 80095a0: 687b ldr r3, [r7, #4]
- 80095a2: 681b ldr r3, [r3, #0]
- 80095a4: 681b ldr r3, [r3, #0]
- 80095a6: 2300 movs r3, #0
- 80095a8: 2b00 cmp r3, #0
- 80095aa: d00d beq.n 80095c8 <HAL_DMA_IRQHandler+0x460>
- {
- /* Clear the direct mode error flag */
- regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
- 80095ac: 687b ldr r3, [r7, #4]
- 80095ae: 6ddb ldr r3, [r3, #92] @ 0x5c
- 80095b0: f003 031f and.w r3, r3, #31
- 80095b4: 2204 movs r2, #4
- 80095b6: 409a lsls r2, r3
- 80095b8: 6a3b ldr r3, [r7, #32]
- 80095ba: 609a str r2, [r3, #8]
- /* Update error code */
- hdma->ErrorCode |= HAL_DMA_ERROR_DME;
- 80095bc: 687b ldr r3, [r7, #4]
- 80095be: 6d5b ldr r3, [r3, #84] @ 0x54
- 80095c0: f043 0204 orr.w r2, r3, #4
- 80095c4: 687b ldr r3, [r7, #4]
- 80095c6: 655a str r2, [r3, #84] @ 0x54
- }
- }
- /* Half Transfer Complete Interrupt management ******************************/
- if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
- 80095c8: 687b ldr r3, [r7, #4]
- 80095ca: 6ddb ldr r3, [r3, #92] @ 0x5c
- 80095cc: f003 031f and.w r3, r3, #31
- 80095d0: 2210 movs r2, #16
- 80095d2: 409a lsls r2, r3
- 80095d4: 69bb ldr r3, [r7, #24]
- 80095d6: 4013 ands r3, r2
- 80095d8: 2b00 cmp r3, #0
- 80095da: f000 80a6 beq.w 800972a <HAL_DMA_IRQHandler+0x5c2>
- {
- if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
- 80095de: 687b ldr r3, [r7, #4]
- 80095e0: 681b ldr r3, [r3, #0]
- 80095e2: 4a85 ldr r2, [pc, #532] @ (80097f8 <HAL_DMA_IRQHandler+0x690>)
- 80095e4: 4293 cmp r3, r2
- 80095e6: d04a beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 80095e8: 687b ldr r3, [r7, #4]
- 80095ea: 681b ldr r3, [r3, #0]
- 80095ec: 4a83 ldr r2, [pc, #524] @ (80097fc <HAL_DMA_IRQHandler+0x694>)
- 80095ee: 4293 cmp r3, r2
- 80095f0: d045 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 80095f2: 687b ldr r3, [r7, #4]
- 80095f4: 681b ldr r3, [r3, #0]
- 80095f6: 4a82 ldr r2, [pc, #520] @ (8009800 <HAL_DMA_IRQHandler+0x698>)
- 80095f8: 4293 cmp r3, r2
- 80095fa: d040 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 80095fc: 687b ldr r3, [r7, #4]
- 80095fe: 681b ldr r3, [r3, #0]
- 8009600: 4a80 ldr r2, [pc, #512] @ (8009804 <HAL_DMA_IRQHandler+0x69c>)
- 8009602: 4293 cmp r3, r2
- 8009604: d03b beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009606: 687b ldr r3, [r7, #4]
- 8009608: 681b ldr r3, [r3, #0]
- 800960a: 4a7f ldr r2, [pc, #508] @ (8009808 <HAL_DMA_IRQHandler+0x6a0>)
- 800960c: 4293 cmp r3, r2
- 800960e: d036 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009610: 687b ldr r3, [r7, #4]
- 8009612: 681b ldr r3, [r3, #0]
- 8009614: 4a7d ldr r2, [pc, #500] @ (800980c <HAL_DMA_IRQHandler+0x6a4>)
- 8009616: 4293 cmp r3, r2
- 8009618: d031 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 800961a: 687b ldr r3, [r7, #4]
- 800961c: 681b ldr r3, [r3, #0]
- 800961e: 4a7c ldr r2, [pc, #496] @ (8009810 <HAL_DMA_IRQHandler+0x6a8>)
- 8009620: 4293 cmp r3, r2
- 8009622: d02c beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009624: 687b ldr r3, [r7, #4]
- 8009626: 681b ldr r3, [r3, #0]
- 8009628: 4a7a ldr r2, [pc, #488] @ (8009814 <HAL_DMA_IRQHandler+0x6ac>)
- 800962a: 4293 cmp r3, r2
- 800962c: d027 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 800962e: 687b ldr r3, [r7, #4]
- 8009630: 681b ldr r3, [r3, #0]
- 8009632: 4a79 ldr r2, [pc, #484] @ (8009818 <HAL_DMA_IRQHandler+0x6b0>)
- 8009634: 4293 cmp r3, r2
- 8009636: d022 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009638: 687b ldr r3, [r7, #4]
- 800963a: 681b ldr r3, [r3, #0]
- 800963c: 4a77 ldr r2, [pc, #476] @ (800981c <HAL_DMA_IRQHandler+0x6b4>)
- 800963e: 4293 cmp r3, r2
- 8009640: d01d beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009642: 687b ldr r3, [r7, #4]
- 8009644: 681b ldr r3, [r3, #0]
- 8009646: 4a76 ldr r2, [pc, #472] @ (8009820 <HAL_DMA_IRQHandler+0x6b8>)
- 8009648: 4293 cmp r3, r2
- 800964a: d018 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 800964c: 687b ldr r3, [r7, #4]
- 800964e: 681b ldr r3, [r3, #0]
- 8009650: 4a74 ldr r2, [pc, #464] @ (8009824 <HAL_DMA_IRQHandler+0x6bc>)
- 8009652: 4293 cmp r3, r2
- 8009654: d013 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009656: 687b ldr r3, [r7, #4]
- 8009658: 681b ldr r3, [r3, #0]
- 800965a: 4a73 ldr r2, [pc, #460] @ (8009828 <HAL_DMA_IRQHandler+0x6c0>)
- 800965c: 4293 cmp r3, r2
- 800965e: d00e beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009660: 687b ldr r3, [r7, #4]
- 8009662: 681b ldr r3, [r3, #0]
- 8009664: 4a71 ldr r2, [pc, #452] @ (800982c <HAL_DMA_IRQHandler+0x6c4>)
- 8009666: 4293 cmp r3, r2
- 8009668: d009 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 800966a: 687b ldr r3, [r7, #4]
- 800966c: 681b ldr r3, [r3, #0]
- 800966e: 4a70 ldr r2, [pc, #448] @ (8009830 <HAL_DMA_IRQHandler+0x6c8>)
- 8009670: 4293 cmp r3, r2
- 8009672: d004 beq.n 800967e <HAL_DMA_IRQHandler+0x516>
- 8009674: 687b ldr r3, [r7, #4]
- 8009676: 681b ldr r3, [r3, #0]
- 8009678: 4a6e ldr r2, [pc, #440] @ (8009834 <HAL_DMA_IRQHandler+0x6cc>)
- 800967a: 4293 cmp r3, r2
- 800967c: d10a bne.n 8009694 <HAL_DMA_IRQHandler+0x52c>
- 800967e: 687b ldr r3, [r7, #4]
- 8009680: 681b ldr r3, [r3, #0]
- 8009682: 681b ldr r3, [r3, #0]
- 8009684: f003 0308 and.w r3, r3, #8
- 8009688: 2b00 cmp r3, #0
- 800968a: bf14 ite ne
- 800968c: 2301 movne r3, #1
- 800968e: 2300 moveq r3, #0
- 8009690: b2db uxtb r3, r3
- 8009692: e009 b.n 80096a8 <HAL_DMA_IRQHandler+0x540>
- 8009694: 687b ldr r3, [r7, #4]
- 8009696: 681b ldr r3, [r3, #0]
- 8009698: 681b ldr r3, [r3, #0]
- 800969a: f003 0304 and.w r3, r3, #4
- 800969e: 2b00 cmp r3, #0
- 80096a0: bf14 ite ne
- 80096a2: 2301 movne r3, #1
- 80096a4: 2300 moveq r3, #0
- 80096a6: b2db uxtb r3, r3
- 80096a8: 2b00 cmp r3, #0
- 80096aa: d03e beq.n 800972a <HAL_DMA_IRQHandler+0x5c2>
- {
- /* Clear the half transfer complete flag */
- regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
- 80096ac: 687b ldr r3, [r7, #4]
- 80096ae: 6ddb ldr r3, [r3, #92] @ 0x5c
- 80096b0: f003 031f and.w r3, r3, #31
- 80096b4: 2210 movs r2, #16
- 80096b6: 409a lsls r2, r3
- 80096b8: 6a3b ldr r3, [r7, #32]
- 80096ba: 609a str r2, [r3, #8]
- /* Multi_Buffering mode enabled */
- if(((((DMA_Stream_TypeDef *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
- 80096bc: 687b ldr r3, [r7, #4]
- 80096be: 681b ldr r3, [r3, #0]
- 80096c0: 681b ldr r3, [r3, #0]
- 80096c2: f403 2380 and.w r3, r3, #262144 @ 0x40000
- 80096c6: 2b00 cmp r3, #0
- 80096c8: d018 beq.n 80096fc <HAL_DMA_IRQHandler+0x594>
- {
- /* Current memory buffer used is Memory 0 */
- if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
- 80096ca: 687b ldr r3, [r7, #4]
- 80096cc: 681b ldr r3, [r3, #0]
- 80096ce: 681b ldr r3, [r3, #0]
- 80096d0: f403 2300 and.w r3, r3, #524288 @ 0x80000
- 80096d4: 2b00 cmp r3, #0
- 80096d6: d108 bne.n 80096ea <HAL_DMA_IRQHandler+0x582>
- {
- if(hdma->XferHalfCpltCallback != NULL)
- 80096d8: 687b ldr r3, [r7, #4]
- 80096da: 6c1b ldr r3, [r3, #64] @ 0x40
- 80096dc: 2b00 cmp r3, #0
- 80096de: d024 beq.n 800972a <HAL_DMA_IRQHandler+0x5c2>
- {
- /* Half transfer callback */
- hdma->XferHalfCpltCallback(hdma);
- 80096e0: 687b ldr r3, [r7, #4]
- 80096e2: 6c1b ldr r3, [r3, #64] @ 0x40
- 80096e4: 6878 ldr r0, [r7, #4]
- 80096e6: 4798 blx r3
- 80096e8: e01f b.n 800972a <HAL_DMA_IRQHandler+0x5c2>
- }
- }
- /* Current memory buffer used is Memory 1 */
- else
- {
- if(hdma->XferM1HalfCpltCallback != NULL)
- 80096ea: 687b ldr r3, [r7, #4]
- 80096ec: 6c9b ldr r3, [r3, #72] @ 0x48
- 80096ee: 2b00 cmp r3, #0
- 80096f0: d01b beq.n 800972a <HAL_DMA_IRQHandler+0x5c2>
- {
- /* Half transfer callback */
- hdma->XferM1HalfCpltCallback(hdma);
- 80096f2: 687b ldr r3, [r7, #4]
- 80096f4: 6c9b ldr r3, [r3, #72] @ 0x48
- 80096f6: 6878 ldr r0, [r7, #4]
- 80096f8: 4798 blx r3
- 80096fa: e016 b.n 800972a <HAL_DMA_IRQHandler+0x5c2>
- }
- }
- else
- {
- /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
- if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
- 80096fc: 687b ldr r3, [r7, #4]
- 80096fe: 681b ldr r3, [r3, #0]
- 8009700: 681b ldr r3, [r3, #0]
- 8009702: f403 7380 and.w r3, r3, #256 @ 0x100
- 8009706: 2b00 cmp r3, #0
- 8009708: d107 bne.n 800971a <HAL_DMA_IRQHandler+0x5b2>
- {
- /* Disable the half transfer interrupt */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_HT);
- 800970a: 687b ldr r3, [r7, #4]
- 800970c: 681b ldr r3, [r3, #0]
- 800970e: 681a ldr r2, [r3, #0]
- 8009710: 687b ldr r3, [r7, #4]
- 8009712: 681b ldr r3, [r3, #0]
- 8009714: f022 0208 bic.w r2, r2, #8
- 8009718: 601a str r2, [r3, #0]
- }
- if(hdma->XferHalfCpltCallback != NULL)
- 800971a: 687b ldr r3, [r7, #4]
- 800971c: 6c1b ldr r3, [r3, #64] @ 0x40
- 800971e: 2b00 cmp r3, #0
- 8009720: d003 beq.n 800972a <HAL_DMA_IRQHandler+0x5c2>
- {
- /* Half transfer callback */
- hdma->XferHalfCpltCallback(hdma);
- 8009722: 687b ldr r3, [r7, #4]
- 8009724: 6c1b ldr r3, [r3, #64] @ 0x40
- 8009726: 6878 ldr r0, [r7, #4]
- 8009728: 4798 blx r3
- }
- }
- }
- }
- /* Transfer Complete Interrupt management ***********************************/
- if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
- 800972a: 687b ldr r3, [r7, #4]
- 800972c: 6ddb ldr r3, [r3, #92] @ 0x5c
- 800972e: f003 031f and.w r3, r3, #31
- 8009732: 2220 movs r2, #32
- 8009734: 409a lsls r2, r3
- 8009736: 69bb ldr r3, [r7, #24]
- 8009738: 4013 ands r3, r2
- 800973a: 2b00 cmp r3, #0
- 800973c: f000 8110 beq.w 8009960 <HAL_DMA_IRQHandler+0x7f8>
- {
- if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
- 8009740: 687b ldr r3, [r7, #4]
- 8009742: 681b ldr r3, [r3, #0]
- 8009744: 4a2c ldr r2, [pc, #176] @ (80097f8 <HAL_DMA_IRQHandler+0x690>)
- 8009746: 4293 cmp r3, r2
- 8009748: d04a beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 800974a: 687b ldr r3, [r7, #4]
- 800974c: 681b ldr r3, [r3, #0]
- 800974e: 4a2b ldr r2, [pc, #172] @ (80097fc <HAL_DMA_IRQHandler+0x694>)
- 8009750: 4293 cmp r3, r2
- 8009752: d045 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 8009754: 687b ldr r3, [r7, #4]
- 8009756: 681b ldr r3, [r3, #0]
- 8009758: 4a29 ldr r2, [pc, #164] @ (8009800 <HAL_DMA_IRQHandler+0x698>)
- 800975a: 4293 cmp r3, r2
- 800975c: d040 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 800975e: 687b ldr r3, [r7, #4]
- 8009760: 681b ldr r3, [r3, #0]
- 8009762: 4a28 ldr r2, [pc, #160] @ (8009804 <HAL_DMA_IRQHandler+0x69c>)
- 8009764: 4293 cmp r3, r2
- 8009766: d03b beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 8009768: 687b ldr r3, [r7, #4]
- 800976a: 681b ldr r3, [r3, #0]
- 800976c: 4a26 ldr r2, [pc, #152] @ (8009808 <HAL_DMA_IRQHandler+0x6a0>)
- 800976e: 4293 cmp r3, r2
- 8009770: d036 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 8009772: 687b ldr r3, [r7, #4]
- 8009774: 681b ldr r3, [r3, #0]
- 8009776: 4a25 ldr r2, [pc, #148] @ (800980c <HAL_DMA_IRQHandler+0x6a4>)
- 8009778: 4293 cmp r3, r2
- 800977a: d031 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 800977c: 687b ldr r3, [r7, #4]
- 800977e: 681b ldr r3, [r3, #0]
- 8009780: 4a23 ldr r2, [pc, #140] @ (8009810 <HAL_DMA_IRQHandler+0x6a8>)
- 8009782: 4293 cmp r3, r2
- 8009784: d02c beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 8009786: 687b ldr r3, [r7, #4]
- 8009788: 681b ldr r3, [r3, #0]
- 800978a: 4a22 ldr r2, [pc, #136] @ (8009814 <HAL_DMA_IRQHandler+0x6ac>)
- 800978c: 4293 cmp r3, r2
- 800978e: d027 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 8009790: 687b ldr r3, [r7, #4]
- 8009792: 681b ldr r3, [r3, #0]
- 8009794: 4a20 ldr r2, [pc, #128] @ (8009818 <HAL_DMA_IRQHandler+0x6b0>)
- 8009796: 4293 cmp r3, r2
- 8009798: d022 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 800979a: 687b ldr r3, [r7, #4]
- 800979c: 681b ldr r3, [r3, #0]
- 800979e: 4a1f ldr r2, [pc, #124] @ (800981c <HAL_DMA_IRQHandler+0x6b4>)
- 80097a0: 4293 cmp r3, r2
- 80097a2: d01d beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 80097a4: 687b ldr r3, [r7, #4]
- 80097a6: 681b ldr r3, [r3, #0]
- 80097a8: 4a1d ldr r2, [pc, #116] @ (8009820 <HAL_DMA_IRQHandler+0x6b8>)
- 80097aa: 4293 cmp r3, r2
- 80097ac: d018 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 80097ae: 687b ldr r3, [r7, #4]
- 80097b0: 681b ldr r3, [r3, #0]
- 80097b2: 4a1c ldr r2, [pc, #112] @ (8009824 <HAL_DMA_IRQHandler+0x6bc>)
- 80097b4: 4293 cmp r3, r2
- 80097b6: d013 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 80097b8: 687b ldr r3, [r7, #4]
- 80097ba: 681b ldr r3, [r3, #0]
- 80097bc: 4a1a ldr r2, [pc, #104] @ (8009828 <HAL_DMA_IRQHandler+0x6c0>)
- 80097be: 4293 cmp r3, r2
- 80097c0: d00e beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 80097c2: 687b ldr r3, [r7, #4]
- 80097c4: 681b ldr r3, [r3, #0]
- 80097c6: 4a19 ldr r2, [pc, #100] @ (800982c <HAL_DMA_IRQHandler+0x6c4>)
- 80097c8: 4293 cmp r3, r2
- 80097ca: d009 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 80097cc: 687b ldr r3, [r7, #4]
- 80097ce: 681b ldr r3, [r3, #0]
- 80097d0: 4a17 ldr r2, [pc, #92] @ (8009830 <HAL_DMA_IRQHandler+0x6c8>)
- 80097d2: 4293 cmp r3, r2
- 80097d4: d004 beq.n 80097e0 <HAL_DMA_IRQHandler+0x678>
- 80097d6: 687b ldr r3, [r7, #4]
- 80097d8: 681b ldr r3, [r3, #0]
- 80097da: 4a16 ldr r2, [pc, #88] @ (8009834 <HAL_DMA_IRQHandler+0x6cc>)
- 80097dc: 4293 cmp r3, r2
- 80097de: d12b bne.n 8009838 <HAL_DMA_IRQHandler+0x6d0>
- 80097e0: 687b ldr r3, [r7, #4]
- 80097e2: 681b ldr r3, [r3, #0]
- 80097e4: 681b ldr r3, [r3, #0]
- 80097e6: f003 0310 and.w r3, r3, #16
- 80097ea: 2b00 cmp r3, #0
- 80097ec: bf14 ite ne
- 80097ee: 2301 movne r3, #1
- 80097f0: 2300 moveq r3, #0
- 80097f2: b2db uxtb r3, r3
- 80097f4: e02a b.n 800984c <HAL_DMA_IRQHandler+0x6e4>
- 80097f6: bf00 nop
- 80097f8: 40020010 .word 0x40020010
- 80097fc: 40020028 .word 0x40020028
- 8009800: 40020040 .word 0x40020040
- 8009804: 40020058 .word 0x40020058
- 8009808: 40020070 .word 0x40020070
- 800980c: 40020088 .word 0x40020088
- 8009810: 400200a0 .word 0x400200a0
- 8009814: 400200b8 .word 0x400200b8
- 8009818: 40020410 .word 0x40020410
- 800981c: 40020428 .word 0x40020428
- 8009820: 40020440 .word 0x40020440
- 8009824: 40020458 .word 0x40020458
- 8009828: 40020470 .word 0x40020470
- 800982c: 40020488 .word 0x40020488
- 8009830: 400204a0 .word 0x400204a0
- 8009834: 400204b8 .word 0x400204b8
- 8009838: 687b ldr r3, [r7, #4]
- 800983a: 681b ldr r3, [r3, #0]
- 800983c: 681b ldr r3, [r3, #0]
- 800983e: f003 0302 and.w r3, r3, #2
- 8009842: 2b00 cmp r3, #0
- 8009844: bf14 ite ne
- 8009846: 2301 movne r3, #1
- 8009848: 2300 moveq r3, #0
- 800984a: b2db uxtb r3, r3
- 800984c: 2b00 cmp r3, #0
- 800984e: f000 8087 beq.w 8009960 <HAL_DMA_IRQHandler+0x7f8>
- {
- /* Clear the transfer complete flag */
- regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
- 8009852: 687b ldr r3, [r7, #4]
- 8009854: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009856: f003 031f and.w r3, r3, #31
- 800985a: 2220 movs r2, #32
- 800985c: 409a lsls r2, r3
- 800985e: 6a3b ldr r3, [r7, #32]
- 8009860: 609a str r2, [r3, #8]
- if(HAL_DMA_STATE_ABORT == hdma->State)
- 8009862: 687b ldr r3, [r7, #4]
- 8009864: f893 3035 ldrb.w r3, [r3, #53] @ 0x35
- 8009868: b2db uxtb r3, r3
- 800986a: 2b04 cmp r3, #4
- 800986c: d139 bne.n 80098e2 <HAL_DMA_IRQHandler+0x77a>
- {
- /* Disable all the transfer interrupts */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
- 800986e: 687b ldr r3, [r7, #4]
- 8009870: 681b ldr r3, [r3, #0]
- 8009872: 681a ldr r2, [r3, #0]
- 8009874: 687b ldr r3, [r7, #4]
- 8009876: 681b ldr r3, [r3, #0]
- 8009878: f022 0216 bic.w r2, r2, #22
- 800987c: 601a str r2, [r3, #0]
- ((DMA_Stream_TypeDef *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
- 800987e: 687b ldr r3, [r7, #4]
- 8009880: 681b ldr r3, [r3, #0]
- 8009882: 695a ldr r2, [r3, #20]
- 8009884: 687b ldr r3, [r7, #4]
- 8009886: 681b ldr r3, [r3, #0]
- 8009888: f022 0280 bic.w r2, r2, #128 @ 0x80
- 800988c: 615a str r2, [r3, #20]
- if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
- 800988e: 687b ldr r3, [r7, #4]
- 8009890: 6c1b ldr r3, [r3, #64] @ 0x40
- 8009892: 2b00 cmp r3, #0
- 8009894: d103 bne.n 800989e <HAL_DMA_IRQHandler+0x736>
- 8009896: 687b ldr r3, [r7, #4]
- 8009898: 6c9b ldr r3, [r3, #72] @ 0x48
- 800989a: 2b00 cmp r3, #0
- 800989c: d007 beq.n 80098ae <HAL_DMA_IRQHandler+0x746>
- {
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_HT);
- 800989e: 687b ldr r3, [r7, #4]
- 80098a0: 681b ldr r3, [r3, #0]
- 80098a2: 681a ldr r2, [r3, #0]
- 80098a4: 687b ldr r3, [r7, #4]
- 80098a6: 681b ldr r3, [r3, #0]
- 80098a8: f022 0208 bic.w r2, r2, #8
- 80098ac: 601a str r2, [r3, #0]
- }
- /* Clear all interrupt flags at correct offset within the register */
- regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
- 80098ae: 687b ldr r3, [r7, #4]
- 80098b0: 6ddb ldr r3, [r3, #92] @ 0x5c
- 80098b2: f003 031f and.w r3, r3, #31
- 80098b6: 223f movs r2, #63 @ 0x3f
- 80098b8: 409a lsls r2, r3
- 80098ba: 6a3b ldr r3, [r7, #32]
- 80098bc: 609a str r2, [r3, #8]
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 80098be: 687b ldr r3, [r7, #4]
- 80098c0: 2201 movs r2, #1
- 80098c2: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 80098c6: 687b ldr r3, [r7, #4]
- 80098c8: 2200 movs r2, #0
- 80098ca: f883 2034 strb.w r2, [r3, #52] @ 0x34
- if(hdma->XferAbortCallback != NULL)
- 80098ce: 687b ldr r3, [r7, #4]
- 80098d0: 6d1b ldr r3, [r3, #80] @ 0x50
- 80098d2: 2b00 cmp r3, #0
- 80098d4: f000 834a beq.w 8009f6c <HAL_DMA_IRQHandler+0xe04>
- {
- hdma->XferAbortCallback(hdma);
- 80098d8: 687b ldr r3, [r7, #4]
- 80098da: 6d1b ldr r3, [r3, #80] @ 0x50
- 80098dc: 6878 ldr r0, [r7, #4]
- 80098de: 4798 blx r3
- }
- return;
- 80098e0: e344 b.n 8009f6c <HAL_DMA_IRQHandler+0xe04>
- }
- if(((((DMA_Stream_TypeDef *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
- 80098e2: 687b ldr r3, [r7, #4]
- 80098e4: 681b ldr r3, [r3, #0]
- 80098e6: 681b ldr r3, [r3, #0]
- 80098e8: f403 2380 and.w r3, r3, #262144 @ 0x40000
- 80098ec: 2b00 cmp r3, #0
- 80098ee: d018 beq.n 8009922 <HAL_DMA_IRQHandler+0x7ba>
- {
- /* Current memory buffer used is Memory 0 */
- if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
- 80098f0: 687b ldr r3, [r7, #4]
- 80098f2: 681b ldr r3, [r3, #0]
- 80098f4: 681b ldr r3, [r3, #0]
- 80098f6: f403 2300 and.w r3, r3, #524288 @ 0x80000
- 80098fa: 2b00 cmp r3, #0
- 80098fc: d108 bne.n 8009910 <HAL_DMA_IRQHandler+0x7a8>
- {
- if(hdma->XferM1CpltCallback != NULL)
- 80098fe: 687b ldr r3, [r7, #4]
- 8009900: 6c5b ldr r3, [r3, #68] @ 0x44
- 8009902: 2b00 cmp r3, #0
- 8009904: d02c beq.n 8009960 <HAL_DMA_IRQHandler+0x7f8>
- {
- /* Transfer complete Callback for memory1 */
- hdma->XferM1CpltCallback(hdma);
- 8009906: 687b ldr r3, [r7, #4]
- 8009908: 6c5b ldr r3, [r3, #68] @ 0x44
- 800990a: 6878 ldr r0, [r7, #4]
- 800990c: 4798 blx r3
- 800990e: e027 b.n 8009960 <HAL_DMA_IRQHandler+0x7f8>
- }
- }
- /* Current memory buffer used is Memory 1 */
- else
- {
- if(hdma->XferCpltCallback != NULL)
- 8009910: 687b ldr r3, [r7, #4]
- 8009912: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8009914: 2b00 cmp r3, #0
- 8009916: d023 beq.n 8009960 <HAL_DMA_IRQHandler+0x7f8>
- {
- /* Transfer complete Callback for memory0 */
- hdma->XferCpltCallback(hdma);
- 8009918: 687b ldr r3, [r7, #4]
- 800991a: 6bdb ldr r3, [r3, #60] @ 0x3c
- 800991c: 6878 ldr r0, [r7, #4]
- 800991e: 4798 blx r3
- 8009920: e01e b.n 8009960 <HAL_DMA_IRQHandler+0x7f8>
- }
- }
- /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
- else
- {
- if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
- 8009922: 687b ldr r3, [r7, #4]
- 8009924: 681b ldr r3, [r3, #0]
- 8009926: 681b ldr r3, [r3, #0]
- 8009928: f403 7380 and.w r3, r3, #256 @ 0x100
- 800992c: 2b00 cmp r3, #0
- 800992e: d10f bne.n 8009950 <HAL_DMA_IRQHandler+0x7e8>
- {
- /* Disable the transfer complete interrupt */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TC);
- 8009930: 687b ldr r3, [r7, #4]
- 8009932: 681b ldr r3, [r3, #0]
- 8009934: 681a ldr r2, [r3, #0]
- 8009936: 687b ldr r3, [r7, #4]
- 8009938: 681b ldr r3, [r3, #0]
- 800993a: f022 0210 bic.w r2, r2, #16
- 800993e: 601a str r2, [r3, #0]
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 8009940: 687b ldr r3, [r7, #4]
- 8009942: 2201 movs r2, #1
- 8009944: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 8009948: 687b ldr r3, [r7, #4]
- 800994a: 2200 movs r2, #0
- 800994c: f883 2034 strb.w r2, [r3, #52] @ 0x34
- }
- if(hdma->XferCpltCallback != NULL)
- 8009950: 687b ldr r3, [r7, #4]
- 8009952: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8009954: 2b00 cmp r3, #0
- 8009956: d003 beq.n 8009960 <HAL_DMA_IRQHandler+0x7f8>
- {
- /* Transfer complete callback */
- hdma->XferCpltCallback(hdma);
- 8009958: 687b ldr r3, [r7, #4]
- 800995a: 6bdb ldr r3, [r3, #60] @ 0x3c
- 800995c: 6878 ldr r0, [r7, #4]
- 800995e: 4798 blx r3
- }
- }
- }
- /* manage error case */
- if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
- 8009960: 687b ldr r3, [r7, #4]
- 8009962: 6d5b ldr r3, [r3, #84] @ 0x54
- 8009964: 2b00 cmp r3, #0
- 8009966: f000 8306 beq.w 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- {
- if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
- 800996a: 687b ldr r3, [r7, #4]
- 800996c: 6d5b ldr r3, [r3, #84] @ 0x54
- 800996e: f003 0301 and.w r3, r3, #1
- 8009972: 2b00 cmp r3, #0
- 8009974: f000 8088 beq.w 8009a88 <HAL_DMA_IRQHandler+0x920>
- {
- hdma->State = HAL_DMA_STATE_ABORT;
- 8009978: 687b ldr r3, [r7, #4]
- 800997a: 2204 movs r2, #4
- 800997c: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Disable the stream */
- __HAL_DMA_DISABLE(hdma);
- 8009980: 687b ldr r3, [r7, #4]
- 8009982: 681b ldr r3, [r3, #0]
- 8009984: 4a7a ldr r2, [pc, #488] @ (8009b70 <HAL_DMA_IRQHandler+0xa08>)
- 8009986: 4293 cmp r3, r2
- 8009988: d04a beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 800998a: 687b ldr r3, [r7, #4]
- 800998c: 681b ldr r3, [r3, #0]
- 800998e: 4a79 ldr r2, [pc, #484] @ (8009b74 <HAL_DMA_IRQHandler+0xa0c>)
- 8009990: 4293 cmp r3, r2
- 8009992: d045 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 8009994: 687b ldr r3, [r7, #4]
- 8009996: 681b ldr r3, [r3, #0]
- 8009998: 4a77 ldr r2, [pc, #476] @ (8009b78 <HAL_DMA_IRQHandler+0xa10>)
- 800999a: 4293 cmp r3, r2
- 800999c: d040 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 800999e: 687b ldr r3, [r7, #4]
- 80099a0: 681b ldr r3, [r3, #0]
- 80099a2: 4a76 ldr r2, [pc, #472] @ (8009b7c <HAL_DMA_IRQHandler+0xa14>)
- 80099a4: 4293 cmp r3, r2
- 80099a6: d03b beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099a8: 687b ldr r3, [r7, #4]
- 80099aa: 681b ldr r3, [r3, #0]
- 80099ac: 4a74 ldr r2, [pc, #464] @ (8009b80 <HAL_DMA_IRQHandler+0xa18>)
- 80099ae: 4293 cmp r3, r2
- 80099b0: d036 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099b2: 687b ldr r3, [r7, #4]
- 80099b4: 681b ldr r3, [r3, #0]
- 80099b6: 4a73 ldr r2, [pc, #460] @ (8009b84 <HAL_DMA_IRQHandler+0xa1c>)
- 80099b8: 4293 cmp r3, r2
- 80099ba: d031 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099bc: 687b ldr r3, [r7, #4]
- 80099be: 681b ldr r3, [r3, #0]
- 80099c0: 4a71 ldr r2, [pc, #452] @ (8009b88 <HAL_DMA_IRQHandler+0xa20>)
- 80099c2: 4293 cmp r3, r2
- 80099c4: d02c beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099c6: 687b ldr r3, [r7, #4]
- 80099c8: 681b ldr r3, [r3, #0]
- 80099ca: 4a70 ldr r2, [pc, #448] @ (8009b8c <HAL_DMA_IRQHandler+0xa24>)
- 80099cc: 4293 cmp r3, r2
- 80099ce: d027 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099d0: 687b ldr r3, [r7, #4]
- 80099d2: 681b ldr r3, [r3, #0]
- 80099d4: 4a6e ldr r2, [pc, #440] @ (8009b90 <HAL_DMA_IRQHandler+0xa28>)
- 80099d6: 4293 cmp r3, r2
- 80099d8: d022 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099da: 687b ldr r3, [r7, #4]
- 80099dc: 681b ldr r3, [r3, #0]
- 80099de: 4a6d ldr r2, [pc, #436] @ (8009b94 <HAL_DMA_IRQHandler+0xa2c>)
- 80099e0: 4293 cmp r3, r2
- 80099e2: d01d beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099e4: 687b ldr r3, [r7, #4]
- 80099e6: 681b ldr r3, [r3, #0]
- 80099e8: 4a6b ldr r2, [pc, #428] @ (8009b98 <HAL_DMA_IRQHandler+0xa30>)
- 80099ea: 4293 cmp r3, r2
- 80099ec: d018 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099ee: 687b ldr r3, [r7, #4]
- 80099f0: 681b ldr r3, [r3, #0]
- 80099f2: 4a6a ldr r2, [pc, #424] @ (8009b9c <HAL_DMA_IRQHandler+0xa34>)
- 80099f4: 4293 cmp r3, r2
- 80099f6: d013 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 80099f8: 687b ldr r3, [r7, #4]
- 80099fa: 681b ldr r3, [r3, #0]
- 80099fc: 4a68 ldr r2, [pc, #416] @ (8009ba0 <HAL_DMA_IRQHandler+0xa38>)
- 80099fe: 4293 cmp r3, r2
- 8009a00: d00e beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 8009a02: 687b ldr r3, [r7, #4]
- 8009a04: 681b ldr r3, [r3, #0]
- 8009a06: 4a67 ldr r2, [pc, #412] @ (8009ba4 <HAL_DMA_IRQHandler+0xa3c>)
- 8009a08: 4293 cmp r3, r2
- 8009a0a: d009 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 8009a0c: 687b ldr r3, [r7, #4]
- 8009a0e: 681b ldr r3, [r3, #0]
- 8009a10: 4a65 ldr r2, [pc, #404] @ (8009ba8 <HAL_DMA_IRQHandler+0xa40>)
- 8009a12: 4293 cmp r3, r2
- 8009a14: d004 beq.n 8009a20 <HAL_DMA_IRQHandler+0x8b8>
- 8009a16: 687b ldr r3, [r7, #4]
- 8009a18: 681b ldr r3, [r3, #0]
- 8009a1a: 4a64 ldr r2, [pc, #400] @ (8009bac <HAL_DMA_IRQHandler+0xa44>)
- 8009a1c: 4293 cmp r3, r2
- 8009a1e: d108 bne.n 8009a32 <HAL_DMA_IRQHandler+0x8ca>
- 8009a20: 687b ldr r3, [r7, #4]
- 8009a22: 681b ldr r3, [r3, #0]
- 8009a24: 681a ldr r2, [r3, #0]
- 8009a26: 687b ldr r3, [r7, #4]
- 8009a28: 681b ldr r3, [r3, #0]
- 8009a2a: f022 0201 bic.w r2, r2, #1
- 8009a2e: 601a str r2, [r3, #0]
- 8009a30: e007 b.n 8009a42 <HAL_DMA_IRQHandler+0x8da>
- 8009a32: 687b ldr r3, [r7, #4]
- 8009a34: 681b ldr r3, [r3, #0]
- 8009a36: 681a ldr r2, [r3, #0]
- 8009a38: 687b ldr r3, [r7, #4]
- 8009a3a: 681b ldr r3, [r3, #0]
- 8009a3c: f022 0201 bic.w r2, r2, #1
- 8009a40: 601a str r2, [r3, #0]
- do
- {
- if (++count > timeout)
- 8009a42: 68fb ldr r3, [r7, #12]
- 8009a44: 3301 adds r3, #1
- 8009a46: 60fb str r3, [r7, #12]
- 8009a48: 6a7a ldr r2, [r7, #36] @ 0x24
- 8009a4a: 429a cmp r2, r3
- 8009a4c: d307 bcc.n 8009a5e <HAL_DMA_IRQHandler+0x8f6>
- {
- break;
- }
- }
- while((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
- 8009a4e: 687b ldr r3, [r7, #4]
- 8009a50: 681b ldr r3, [r3, #0]
- 8009a52: 681b ldr r3, [r3, #0]
- 8009a54: f003 0301 and.w r3, r3, #1
- 8009a58: 2b00 cmp r3, #0
- 8009a5a: d1f2 bne.n 8009a42 <HAL_DMA_IRQHandler+0x8da>
- 8009a5c: e000 b.n 8009a60 <HAL_DMA_IRQHandler+0x8f8>
- break;
- 8009a5e: bf00 nop
- if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
- 8009a60: 687b ldr r3, [r7, #4]
- 8009a62: 681b ldr r3, [r3, #0]
- 8009a64: 681b ldr r3, [r3, #0]
- 8009a66: f003 0301 and.w r3, r3, #1
- 8009a6a: 2b00 cmp r3, #0
- 8009a6c: d004 beq.n 8009a78 <HAL_DMA_IRQHandler+0x910>
- {
- /* Change the DMA state to error if DMA disable fails */
- hdma->State = HAL_DMA_STATE_ERROR;
- 8009a6e: 687b ldr r3, [r7, #4]
- 8009a70: 2203 movs r2, #3
- 8009a72: f883 2035 strb.w r2, [r3, #53] @ 0x35
- 8009a76: e003 b.n 8009a80 <HAL_DMA_IRQHandler+0x918>
- }
- else
- {
- /* Change the DMA state to Ready if DMA disable success */
- hdma->State = HAL_DMA_STATE_READY;
- 8009a78: 687b ldr r3, [r7, #4]
- 8009a7a: 2201 movs r2, #1
- 8009a7c: f883 2035 strb.w r2, [r3, #53] @ 0x35
- }
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 8009a80: 687b ldr r3, [r7, #4]
- 8009a82: 2200 movs r2, #0
- 8009a84: f883 2034 strb.w r2, [r3, #52] @ 0x34
- }
- if(hdma->XferErrorCallback != NULL)
- 8009a88: 687b ldr r3, [r7, #4]
- 8009a8a: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8009a8c: 2b00 cmp r3, #0
- 8009a8e: f000 8272 beq.w 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- {
- /* Transfer error callback */
- hdma->XferErrorCallback(hdma);
- 8009a92: 687b ldr r3, [r7, #4]
- 8009a94: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8009a96: 6878 ldr r0, [r7, #4]
- 8009a98: 4798 blx r3
- 8009a9a: e26c b.n 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- }
- }
- }
- else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
- 8009a9c: 687b ldr r3, [r7, #4]
- 8009a9e: 681b ldr r3, [r3, #0]
- 8009aa0: 4a43 ldr r2, [pc, #268] @ (8009bb0 <HAL_DMA_IRQHandler+0xa48>)
- 8009aa2: 4293 cmp r3, r2
- 8009aa4: d022 beq.n 8009aec <HAL_DMA_IRQHandler+0x984>
- 8009aa6: 687b ldr r3, [r7, #4]
- 8009aa8: 681b ldr r3, [r3, #0]
- 8009aaa: 4a42 ldr r2, [pc, #264] @ (8009bb4 <HAL_DMA_IRQHandler+0xa4c>)
- 8009aac: 4293 cmp r3, r2
- 8009aae: d01d beq.n 8009aec <HAL_DMA_IRQHandler+0x984>
- 8009ab0: 687b ldr r3, [r7, #4]
- 8009ab2: 681b ldr r3, [r3, #0]
- 8009ab4: 4a40 ldr r2, [pc, #256] @ (8009bb8 <HAL_DMA_IRQHandler+0xa50>)
- 8009ab6: 4293 cmp r3, r2
- 8009ab8: d018 beq.n 8009aec <HAL_DMA_IRQHandler+0x984>
- 8009aba: 687b ldr r3, [r7, #4]
- 8009abc: 681b ldr r3, [r3, #0]
- 8009abe: 4a3f ldr r2, [pc, #252] @ (8009bbc <HAL_DMA_IRQHandler+0xa54>)
- 8009ac0: 4293 cmp r3, r2
- 8009ac2: d013 beq.n 8009aec <HAL_DMA_IRQHandler+0x984>
- 8009ac4: 687b ldr r3, [r7, #4]
- 8009ac6: 681b ldr r3, [r3, #0]
- 8009ac8: 4a3d ldr r2, [pc, #244] @ (8009bc0 <HAL_DMA_IRQHandler+0xa58>)
- 8009aca: 4293 cmp r3, r2
- 8009acc: d00e beq.n 8009aec <HAL_DMA_IRQHandler+0x984>
- 8009ace: 687b ldr r3, [r7, #4]
- 8009ad0: 681b ldr r3, [r3, #0]
- 8009ad2: 4a3c ldr r2, [pc, #240] @ (8009bc4 <HAL_DMA_IRQHandler+0xa5c>)
- 8009ad4: 4293 cmp r3, r2
- 8009ad6: d009 beq.n 8009aec <HAL_DMA_IRQHandler+0x984>
- 8009ad8: 687b ldr r3, [r7, #4]
- 8009ada: 681b ldr r3, [r3, #0]
- 8009adc: 4a3a ldr r2, [pc, #232] @ (8009bc8 <HAL_DMA_IRQHandler+0xa60>)
- 8009ade: 4293 cmp r3, r2
- 8009ae0: d004 beq.n 8009aec <HAL_DMA_IRQHandler+0x984>
- 8009ae2: 687b ldr r3, [r7, #4]
- 8009ae4: 681b ldr r3, [r3, #0]
- 8009ae6: 4a39 ldr r2, [pc, #228] @ (8009bcc <HAL_DMA_IRQHandler+0xa64>)
- 8009ae8: 4293 cmp r3, r2
- 8009aea: d101 bne.n 8009af0 <HAL_DMA_IRQHandler+0x988>
- 8009aec: 2301 movs r3, #1
- 8009aee: e000 b.n 8009af2 <HAL_DMA_IRQHandler+0x98a>
- 8009af0: 2300 movs r3, #0
- 8009af2: 2b00 cmp r3, #0
- 8009af4: f000 823f beq.w 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- {
- ccr_reg = (((BDMA_Channel_TypeDef *)hdma->Instance)->CCR);
- 8009af8: 687b ldr r3, [r7, #4]
- 8009afa: 681b ldr r3, [r3, #0]
- 8009afc: 681b ldr r3, [r3, #0]
- 8009afe: 613b str r3, [r7, #16]
- /* Half Transfer Complete Interrupt management ******************************/
- if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
- 8009b00: 687b ldr r3, [r7, #4]
- 8009b02: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009b04: f003 031f and.w r3, r3, #31
- 8009b08: 2204 movs r2, #4
- 8009b0a: 409a lsls r2, r3
- 8009b0c: 697b ldr r3, [r7, #20]
- 8009b0e: 4013 ands r3, r2
- 8009b10: 2b00 cmp r3, #0
- 8009b12: f000 80cd beq.w 8009cb0 <HAL_DMA_IRQHandler+0xb48>
- 8009b16: 693b ldr r3, [r7, #16]
- 8009b18: f003 0304 and.w r3, r3, #4
- 8009b1c: 2b00 cmp r3, #0
- 8009b1e: f000 80c7 beq.w 8009cb0 <HAL_DMA_IRQHandler+0xb48>
- {
- /* Clear the half transfer complete flag */
- regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
- 8009b22: 687b ldr r3, [r7, #4]
- 8009b24: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009b26: f003 031f and.w r3, r3, #31
- 8009b2a: 2204 movs r2, #4
- 8009b2c: 409a lsls r2, r3
- 8009b2e: 69fb ldr r3, [r7, #28]
- 8009b30: 605a str r2, [r3, #4]
- /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009b32: 693b ldr r3, [r7, #16]
- 8009b34: f403 4300 and.w r3, r3, #32768 @ 0x8000
- 8009b38: 2b00 cmp r3, #0
- 8009b3a: d049 beq.n 8009bd0 <HAL_DMA_IRQHandler+0xa68>
- {
- /* Current memory buffer used is Memory 0 */
- if((ccr_reg & BDMA_CCR_CT) == 0U)
- 8009b3c: 693b ldr r3, [r7, #16]
- 8009b3e: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 8009b42: 2b00 cmp r3, #0
- 8009b44: d109 bne.n 8009b5a <HAL_DMA_IRQHandler+0x9f2>
- {
- if(hdma->XferM1HalfCpltCallback != NULL)
- 8009b46: 687b ldr r3, [r7, #4]
- 8009b48: 6c9b ldr r3, [r3, #72] @ 0x48
- 8009b4a: 2b00 cmp r3, #0
- 8009b4c: f000 8210 beq.w 8009f70 <HAL_DMA_IRQHandler+0xe08>
- {
- /* Half transfer Callback for Memory 1 */
- hdma->XferM1HalfCpltCallback(hdma);
- 8009b50: 687b ldr r3, [r7, #4]
- 8009b52: 6c9b ldr r3, [r3, #72] @ 0x48
- 8009b54: 6878 ldr r0, [r7, #4]
- 8009b56: 4798 blx r3
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009b58: e20a b.n 8009f70 <HAL_DMA_IRQHandler+0xe08>
- }
- }
- /* Current memory buffer used is Memory 1 */
- else
- {
- if(hdma->XferHalfCpltCallback != NULL)
- 8009b5a: 687b ldr r3, [r7, #4]
- 8009b5c: 6c1b ldr r3, [r3, #64] @ 0x40
- 8009b5e: 2b00 cmp r3, #0
- 8009b60: f000 8206 beq.w 8009f70 <HAL_DMA_IRQHandler+0xe08>
- {
- /* Half transfer Callback for Memory 0 */
- hdma->XferHalfCpltCallback(hdma);
- 8009b64: 687b ldr r3, [r7, #4]
- 8009b66: 6c1b ldr r3, [r3, #64] @ 0x40
- 8009b68: 6878 ldr r0, [r7, #4]
- 8009b6a: 4798 blx r3
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009b6c: e200 b.n 8009f70 <HAL_DMA_IRQHandler+0xe08>
- 8009b6e: bf00 nop
- 8009b70: 40020010 .word 0x40020010
- 8009b74: 40020028 .word 0x40020028
- 8009b78: 40020040 .word 0x40020040
- 8009b7c: 40020058 .word 0x40020058
- 8009b80: 40020070 .word 0x40020070
- 8009b84: 40020088 .word 0x40020088
- 8009b88: 400200a0 .word 0x400200a0
- 8009b8c: 400200b8 .word 0x400200b8
- 8009b90: 40020410 .word 0x40020410
- 8009b94: 40020428 .word 0x40020428
- 8009b98: 40020440 .word 0x40020440
- 8009b9c: 40020458 .word 0x40020458
- 8009ba0: 40020470 .word 0x40020470
- 8009ba4: 40020488 .word 0x40020488
- 8009ba8: 400204a0 .word 0x400204a0
- 8009bac: 400204b8 .word 0x400204b8
- 8009bb0: 58025408 .word 0x58025408
- 8009bb4: 5802541c .word 0x5802541c
- 8009bb8: 58025430 .word 0x58025430
- 8009bbc: 58025444 .word 0x58025444
- 8009bc0: 58025458 .word 0x58025458
- 8009bc4: 5802546c .word 0x5802546c
- 8009bc8: 58025480 .word 0x58025480
- 8009bcc: 58025494 .word 0x58025494
- }
- }
- }
- else
- {
- if((ccr_reg & BDMA_CCR_CIRC) == 0U)
- 8009bd0: 693b ldr r3, [r7, #16]
- 8009bd2: f003 0320 and.w r3, r3, #32
- 8009bd6: 2b00 cmp r3, #0
- 8009bd8: d160 bne.n 8009c9c <HAL_DMA_IRQHandler+0xb34>
- {
- /* Disable the half transfer interrupt */
- __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
- 8009bda: 687b ldr r3, [r7, #4]
- 8009bdc: 681b ldr r3, [r3, #0]
- 8009bde: 4a7f ldr r2, [pc, #508] @ (8009ddc <HAL_DMA_IRQHandler+0xc74>)
- 8009be0: 4293 cmp r3, r2
- 8009be2: d04a beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009be4: 687b ldr r3, [r7, #4]
- 8009be6: 681b ldr r3, [r3, #0]
- 8009be8: 4a7d ldr r2, [pc, #500] @ (8009de0 <HAL_DMA_IRQHandler+0xc78>)
- 8009bea: 4293 cmp r3, r2
- 8009bec: d045 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009bee: 687b ldr r3, [r7, #4]
- 8009bf0: 681b ldr r3, [r3, #0]
- 8009bf2: 4a7c ldr r2, [pc, #496] @ (8009de4 <HAL_DMA_IRQHandler+0xc7c>)
- 8009bf4: 4293 cmp r3, r2
- 8009bf6: d040 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009bf8: 687b ldr r3, [r7, #4]
- 8009bfa: 681b ldr r3, [r3, #0]
- 8009bfc: 4a7a ldr r2, [pc, #488] @ (8009de8 <HAL_DMA_IRQHandler+0xc80>)
- 8009bfe: 4293 cmp r3, r2
- 8009c00: d03b beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c02: 687b ldr r3, [r7, #4]
- 8009c04: 681b ldr r3, [r3, #0]
- 8009c06: 4a79 ldr r2, [pc, #484] @ (8009dec <HAL_DMA_IRQHandler+0xc84>)
- 8009c08: 4293 cmp r3, r2
- 8009c0a: d036 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c0c: 687b ldr r3, [r7, #4]
- 8009c0e: 681b ldr r3, [r3, #0]
- 8009c10: 4a77 ldr r2, [pc, #476] @ (8009df0 <HAL_DMA_IRQHandler+0xc88>)
- 8009c12: 4293 cmp r3, r2
- 8009c14: d031 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c16: 687b ldr r3, [r7, #4]
- 8009c18: 681b ldr r3, [r3, #0]
- 8009c1a: 4a76 ldr r2, [pc, #472] @ (8009df4 <HAL_DMA_IRQHandler+0xc8c>)
- 8009c1c: 4293 cmp r3, r2
- 8009c1e: d02c beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c20: 687b ldr r3, [r7, #4]
- 8009c22: 681b ldr r3, [r3, #0]
- 8009c24: 4a74 ldr r2, [pc, #464] @ (8009df8 <HAL_DMA_IRQHandler+0xc90>)
- 8009c26: 4293 cmp r3, r2
- 8009c28: d027 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c2a: 687b ldr r3, [r7, #4]
- 8009c2c: 681b ldr r3, [r3, #0]
- 8009c2e: 4a73 ldr r2, [pc, #460] @ (8009dfc <HAL_DMA_IRQHandler+0xc94>)
- 8009c30: 4293 cmp r3, r2
- 8009c32: d022 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c34: 687b ldr r3, [r7, #4]
- 8009c36: 681b ldr r3, [r3, #0]
- 8009c38: 4a71 ldr r2, [pc, #452] @ (8009e00 <HAL_DMA_IRQHandler+0xc98>)
- 8009c3a: 4293 cmp r3, r2
- 8009c3c: d01d beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c3e: 687b ldr r3, [r7, #4]
- 8009c40: 681b ldr r3, [r3, #0]
- 8009c42: 4a70 ldr r2, [pc, #448] @ (8009e04 <HAL_DMA_IRQHandler+0xc9c>)
- 8009c44: 4293 cmp r3, r2
- 8009c46: d018 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c48: 687b ldr r3, [r7, #4]
- 8009c4a: 681b ldr r3, [r3, #0]
- 8009c4c: 4a6e ldr r2, [pc, #440] @ (8009e08 <HAL_DMA_IRQHandler+0xca0>)
- 8009c4e: 4293 cmp r3, r2
- 8009c50: d013 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c52: 687b ldr r3, [r7, #4]
- 8009c54: 681b ldr r3, [r3, #0]
- 8009c56: 4a6d ldr r2, [pc, #436] @ (8009e0c <HAL_DMA_IRQHandler+0xca4>)
- 8009c58: 4293 cmp r3, r2
- 8009c5a: d00e beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c5c: 687b ldr r3, [r7, #4]
- 8009c5e: 681b ldr r3, [r3, #0]
- 8009c60: 4a6b ldr r2, [pc, #428] @ (8009e10 <HAL_DMA_IRQHandler+0xca8>)
- 8009c62: 4293 cmp r3, r2
- 8009c64: d009 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c66: 687b ldr r3, [r7, #4]
- 8009c68: 681b ldr r3, [r3, #0]
- 8009c6a: 4a6a ldr r2, [pc, #424] @ (8009e14 <HAL_DMA_IRQHandler+0xcac>)
- 8009c6c: 4293 cmp r3, r2
- 8009c6e: d004 beq.n 8009c7a <HAL_DMA_IRQHandler+0xb12>
- 8009c70: 687b ldr r3, [r7, #4]
- 8009c72: 681b ldr r3, [r3, #0]
- 8009c74: 4a68 ldr r2, [pc, #416] @ (8009e18 <HAL_DMA_IRQHandler+0xcb0>)
- 8009c76: 4293 cmp r3, r2
- 8009c78: d108 bne.n 8009c8c <HAL_DMA_IRQHandler+0xb24>
- 8009c7a: 687b ldr r3, [r7, #4]
- 8009c7c: 681b ldr r3, [r3, #0]
- 8009c7e: 681a ldr r2, [r3, #0]
- 8009c80: 687b ldr r3, [r7, #4]
- 8009c82: 681b ldr r3, [r3, #0]
- 8009c84: f022 0208 bic.w r2, r2, #8
- 8009c88: 601a str r2, [r3, #0]
- 8009c8a: e007 b.n 8009c9c <HAL_DMA_IRQHandler+0xb34>
- 8009c8c: 687b ldr r3, [r7, #4]
- 8009c8e: 681b ldr r3, [r3, #0]
- 8009c90: 681a ldr r2, [r3, #0]
- 8009c92: 687b ldr r3, [r7, #4]
- 8009c94: 681b ldr r3, [r3, #0]
- 8009c96: f022 0204 bic.w r2, r2, #4
- 8009c9a: 601a str r2, [r3, #0]
- }
- /* DMA peripheral state is not updated in Half Transfer */
- /* but in Transfer Complete case */
- if(hdma->XferHalfCpltCallback != NULL)
- 8009c9c: 687b ldr r3, [r7, #4]
- 8009c9e: 6c1b ldr r3, [r3, #64] @ 0x40
- 8009ca0: 2b00 cmp r3, #0
- 8009ca2: f000 8165 beq.w 8009f70 <HAL_DMA_IRQHandler+0xe08>
- {
- /* Half transfer callback */
- hdma->XferHalfCpltCallback(hdma);
- 8009ca6: 687b ldr r3, [r7, #4]
- 8009ca8: 6c1b ldr r3, [r3, #64] @ 0x40
- 8009caa: 6878 ldr r0, [r7, #4]
- 8009cac: 4798 blx r3
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009cae: e15f b.n 8009f70 <HAL_DMA_IRQHandler+0xe08>
- }
- }
- }
- /* Transfer Complete Interrupt management ***********************************/
- else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
- 8009cb0: 687b ldr r3, [r7, #4]
- 8009cb2: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009cb4: f003 031f and.w r3, r3, #31
- 8009cb8: 2202 movs r2, #2
- 8009cba: 409a lsls r2, r3
- 8009cbc: 697b ldr r3, [r7, #20]
- 8009cbe: 4013 ands r3, r2
- 8009cc0: 2b00 cmp r3, #0
- 8009cc2: f000 80c5 beq.w 8009e50 <HAL_DMA_IRQHandler+0xce8>
- 8009cc6: 693b ldr r3, [r7, #16]
- 8009cc8: f003 0302 and.w r3, r3, #2
- 8009ccc: 2b00 cmp r3, #0
- 8009cce: f000 80bf beq.w 8009e50 <HAL_DMA_IRQHandler+0xce8>
- {
- /* Clear the transfer complete flag */
- regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
- 8009cd2: 687b ldr r3, [r7, #4]
- 8009cd4: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009cd6: f003 031f and.w r3, r3, #31
- 8009cda: 2202 movs r2, #2
- 8009cdc: 409a lsls r2, r3
- 8009cde: 69fb ldr r3, [r7, #28]
- 8009ce0: 605a str r2, [r3, #4]
- /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009ce2: 693b ldr r3, [r7, #16]
- 8009ce4: f403 4300 and.w r3, r3, #32768 @ 0x8000
- 8009ce8: 2b00 cmp r3, #0
- 8009cea: d018 beq.n 8009d1e <HAL_DMA_IRQHandler+0xbb6>
- {
- /* Current memory buffer used is Memory 0 */
- if((ccr_reg & BDMA_CCR_CT) == 0U)
- 8009cec: 693b ldr r3, [r7, #16]
- 8009cee: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 8009cf2: 2b00 cmp r3, #0
- 8009cf4: d109 bne.n 8009d0a <HAL_DMA_IRQHandler+0xba2>
- {
- if(hdma->XferM1CpltCallback != NULL)
- 8009cf6: 687b ldr r3, [r7, #4]
- 8009cf8: 6c5b ldr r3, [r3, #68] @ 0x44
- 8009cfa: 2b00 cmp r3, #0
- 8009cfc: f000 813a beq.w 8009f74 <HAL_DMA_IRQHandler+0xe0c>
- {
- /* Transfer complete Callback for Memory 1 */
- hdma->XferM1CpltCallback(hdma);
- 8009d00: 687b ldr r3, [r7, #4]
- 8009d02: 6c5b ldr r3, [r3, #68] @ 0x44
- 8009d04: 6878 ldr r0, [r7, #4]
- 8009d06: 4798 blx r3
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009d08: e134 b.n 8009f74 <HAL_DMA_IRQHandler+0xe0c>
- }
- }
- /* Current memory buffer used is Memory 1 */
- else
- {
- if(hdma->XferCpltCallback != NULL)
- 8009d0a: 687b ldr r3, [r7, #4]
- 8009d0c: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8009d0e: 2b00 cmp r3, #0
- 8009d10: f000 8130 beq.w 8009f74 <HAL_DMA_IRQHandler+0xe0c>
- {
- /* Transfer complete Callback for Memory 0 */
- hdma->XferCpltCallback(hdma);
- 8009d14: 687b ldr r3, [r7, #4]
- 8009d16: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8009d18: 6878 ldr r0, [r7, #4]
- 8009d1a: 4798 blx r3
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009d1c: e12a b.n 8009f74 <HAL_DMA_IRQHandler+0xe0c>
- }
- }
- }
- else
- {
- if((ccr_reg & BDMA_CCR_CIRC) == 0U)
- 8009d1e: 693b ldr r3, [r7, #16]
- 8009d20: f003 0320 and.w r3, r3, #32
- 8009d24: 2b00 cmp r3, #0
- 8009d26: f040 8089 bne.w 8009e3c <HAL_DMA_IRQHandler+0xcd4>
- {
- /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
- __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
- 8009d2a: 687b ldr r3, [r7, #4]
- 8009d2c: 681b ldr r3, [r3, #0]
- 8009d2e: 4a2b ldr r2, [pc, #172] @ (8009ddc <HAL_DMA_IRQHandler+0xc74>)
- 8009d30: 4293 cmp r3, r2
- 8009d32: d04a beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d34: 687b ldr r3, [r7, #4]
- 8009d36: 681b ldr r3, [r3, #0]
- 8009d38: 4a29 ldr r2, [pc, #164] @ (8009de0 <HAL_DMA_IRQHandler+0xc78>)
- 8009d3a: 4293 cmp r3, r2
- 8009d3c: d045 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d3e: 687b ldr r3, [r7, #4]
- 8009d40: 681b ldr r3, [r3, #0]
- 8009d42: 4a28 ldr r2, [pc, #160] @ (8009de4 <HAL_DMA_IRQHandler+0xc7c>)
- 8009d44: 4293 cmp r3, r2
- 8009d46: d040 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d48: 687b ldr r3, [r7, #4]
- 8009d4a: 681b ldr r3, [r3, #0]
- 8009d4c: 4a26 ldr r2, [pc, #152] @ (8009de8 <HAL_DMA_IRQHandler+0xc80>)
- 8009d4e: 4293 cmp r3, r2
- 8009d50: d03b beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d52: 687b ldr r3, [r7, #4]
- 8009d54: 681b ldr r3, [r3, #0]
- 8009d56: 4a25 ldr r2, [pc, #148] @ (8009dec <HAL_DMA_IRQHandler+0xc84>)
- 8009d58: 4293 cmp r3, r2
- 8009d5a: d036 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d5c: 687b ldr r3, [r7, #4]
- 8009d5e: 681b ldr r3, [r3, #0]
- 8009d60: 4a23 ldr r2, [pc, #140] @ (8009df0 <HAL_DMA_IRQHandler+0xc88>)
- 8009d62: 4293 cmp r3, r2
- 8009d64: d031 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d66: 687b ldr r3, [r7, #4]
- 8009d68: 681b ldr r3, [r3, #0]
- 8009d6a: 4a22 ldr r2, [pc, #136] @ (8009df4 <HAL_DMA_IRQHandler+0xc8c>)
- 8009d6c: 4293 cmp r3, r2
- 8009d6e: d02c beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d70: 687b ldr r3, [r7, #4]
- 8009d72: 681b ldr r3, [r3, #0]
- 8009d74: 4a20 ldr r2, [pc, #128] @ (8009df8 <HAL_DMA_IRQHandler+0xc90>)
- 8009d76: 4293 cmp r3, r2
- 8009d78: d027 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d7a: 687b ldr r3, [r7, #4]
- 8009d7c: 681b ldr r3, [r3, #0]
- 8009d7e: 4a1f ldr r2, [pc, #124] @ (8009dfc <HAL_DMA_IRQHandler+0xc94>)
- 8009d80: 4293 cmp r3, r2
- 8009d82: d022 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d84: 687b ldr r3, [r7, #4]
- 8009d86: 681b ldr r3, [r3, #0]
- 8009d88: 4a1d ldr r2, [pc, #116] @ (8009e00 <HAL_DMA_IRQHandler+0xc98>)
- 8009d8a: 4293 cmp r3, r2
- 8009d8c: d01d beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d8e: 687b ldr r3, [r7, #4]
- 8009d90: 681b ldr r3, [r3, #0]
- 8009d92: 4a1c ldr r2, [pc, #112] @ (8009e04 <HAL_DMA_IRQHandler+0xc9c>)
- 8009d94: 4293 cmp r3, r2
- 8009d96: d018 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009d98: 687b ldr r3, [r7, #4]
- 8009d9a: 681b ldr r3, [r3, #0]
- 8009d9c: 4a1a ldr r2, [pc, #104] @ (8009e08 <HAL_DMA_IRQHandler+0xca0>)
- 8009d9e: 4293 cmp r3, r2
- 8009da0: d013 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009da2: 687b ldr r3, [r7, #4]
- 8009da4: 681b ldr r3, [r3, #0]
- 8009da6: 4a19 ldr r2, [pc, #100] @ (8009e0c <HAL_DMA_IRQHandler+0xca4>)
- 8009da8: 4293 cmp r3, r2
- 8009daa: d00e beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009dac: 687b ldr r3, [r7, #4]
- 8009dae: 681b ldr r3, [r3, #0]
- 8009db0: 4a17 ldr r2, [pc, #92] @ (8009e10 <HAL_DMA_IRQHandler+0xca8>)
- 8009db2: 4293 cmp r3, r2
- 8009db4: d009 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009db6: 687b ldr r3, [r7, #4]
- 8009db8: 681b ldr r3, [r3, #0]
- 8009dba: 4a16 ldr r2, [pc, #88] @ (8009e14 <HAL_DMA_IRQHandler+0xcac>)
- 8009dbc: 4293 cmp r3, r2
- 8009dbe: d004 beq.n 8009dca <HAL_DMA_IRQHandler+0xc62>
- 8009dc0: 687b ldr r3, [r7, #4]
- 8009dc2: 681b ldr r3, [r3, #0]
- 8009dc4: 4a14 ldr r2, [pc, #80] @ (8009e18 <HAL_DMA_IRQHandler+0xcb0>)
- 8009dc6: 4293 cmp r3, r2
- 8009dc8: d128 bne.n 8009e1c <HAL_DMA_IRQHandler+0xcb4>
- 8009dca: 687b ldr r3, [r7, #4]
- 8009dcc: 681b ldr r3, [r3, #0]
- 8009dce: 681a ldr r2, [r3, #0]
- 8009dd0: 687b ldr r3, [r7, #4]
- 8009dd2: 681b ldr r3, [r3, #0]
- 8009dd4: f022 0214 bic.w r2, r2, #20
- 8009dd8: 601a str r2, [r3, #0]
- 8009dda: e027 b.n 8009e2c <HAL_DMA_IRQHandler+0xcc4>
- 8009ddc: 40020010 .word 0x40020010
- 8009de0: 40020028 .word 0x40020028
- 8009de4: 40020040 .word 0x40020040
- 8009de8: 40020058 .word 0x40020058
- 8009dec: 40020070 .word 0x40020070
- 8009df0: 40020088 .word 0x40020088
- 8009df4: 400200a0 .word 0x400200a0
- 8009df8: 400200b8 .word 0x400200b8
- 8009dfc: 40020410 .word 0x40020410
- 8009e00: 40020428 .word 0x40020428
- 8009e04: 40020440 .word 0x40020440
- 8009e08: 40020458 .word 0x40020458
- 8009e0c: 40020470 .word 0x40020470
- 8009e10: 40020488 .word 0x40020488
- 8009e14: 400204a0 .word 0x400204a0
- 8009e18: 400204b8 .word 0x400204b8
- 8009e1c: 687b ldr r3, [r7, #4]
- 8009e1e: 681b ldr r3, [r3, #0]
- 8009e20: 681a ldr r2, [r3, #0]
- 8009e22: 687b ldr r3, [r7, #4]
- 8009e24: 681b ldr r3, [r3, #0]
- 8009e26: f022 020a bic.w r2, r2, #10
- 8009e2a: 601a str r2, [r3, #0]
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 8009e2c: 687b ldr r3, [r7, #4]
- 8009e2e: 2201 movs r2, #1
- 8009e30: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 8009e34: 687b ldr r3, [r7, #4]
- 8009e36: 2200 movs r2, #0
- 8009e38: f883 2034 strb.w r2, [r3, #52] @ 0x34
- }
- if(hdma->XferCpltCallback != NULL)
- 8009e3c: 687b ldr r3, [r7, #4]
- 8009e3e: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8009e40: 2b00 cmp r3, #0
- 8009e42: f000 8097 beq.w 8009f74 <HAL_DMA_IRQHandler+0xe0c>
- {
- /* Transfer complete callback */
- hdma->XferCpltCallback(hdma);
- 8009e46: 687b ldr r3, [r7, #4]
- 8009e48: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8009e4a: 6878 ldr r0, [r7, #4]
- 8009e4c: 4798 blx r3
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009e4e: e091 b.n 8009f74 <HAL_DMA_IRQHandler+0xe0c>
- }
- }
- }
- /* Transfer Error Interrupt management **************************************/
- else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
- 8009e50: 687b ldr r3, [r7, #4]
- 8009e52: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009e54: f003 031f and.w r3, r3, #31
- 8009e58: 2208 movs r2, #8
- 8009e5a: 409a lsls r2, r3
- 8009e5c: 697b ldr r3, [r7, #20]
- 8009e5e: 4013 ands r3, r2
- 8009e60: 2b00 cmp r3, #0
- 8009e62: f000 8088 beq.w 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- 8009e66: 693b ldr r3, [r7, #16]
- 8009e68: f003 0308 and.w r3, r3, #8
- 8009e6c: 2b00 cmp r3, #0
- 8009e6e: f000 8082 beq.w 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- {
- /* When a DMA transfer error occurs */
- /* A hardware clear of its EN bits is performed */
- /* Disable ALL DMA IT */
- __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
- 8009e72: 687b ldr r3, [r7, #4]
- 8009e74: 681b ldr r3, [r3, #0]
- 8009e76: 4a41 ldr r2, [pc, #260] @ (8009f7c <HAL_DMA_IRQHandler+0xe14>)
- 8009e78: 4293 cmp r3, r2
- 8009e7a: d04a beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009e7c: 687b ldr r3, [r7, #4]
- 8009e7e: 681b ldr r3, [r3, #0]
- 8009e80: 4a3f ldr r2, [pc, #252] @ (8009f80 <HAL_DMA_IRQHandler+0xe18>)
- 8009e82: 4293 cmp r3, r2
- 8009e84: d045 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009e86: 687b ldr r3, [r7, #4]
- 8009e88: 681b ldr r3, [r3, #0]
- 8009e8a: 4a3e ldr r2, [pc, #248] @ (8009f84 <HAL_DMA_IRQHandler+0xe1c>)
- 8009e8c: 4293 cmp r3, r2
- 8009e8e: d040 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009e90: 687b ldr r3, [r7, #4]
- 8009e92: 681b ldr r3, [r3, #0]
- 8009e94: 4a3c ldr r2, [pc, #240] @ (8009f88 <HAL_DMA_IRQHandler+0xe20>)
- 8009e96: 4293 cmp r3, r2
- 8009e98: d03b beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009e9a: 687b ldr r3, [r7, #4]
- 8009e9c: 681b ldr r3, [r3, #0]
- 8009e9e: 4a3b ldr r2, [pc, #236] @ (8009f8c <HAL_DMA_IRQHandler+0xe24>)
- 8009ea0: 4293 cmp r3, r2
- 8009ea2: d036 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009ea4: 687b ldr r3, [r7, #4]
- 8009ea6: 681b ldr r3, [r3, #0]
- 8009ea8: 4a39 ldr r2, [pc, #228] @ (8009f90 <HAL_DMA_IRQHandler+0xe28>)
- 8009eaa: 4293 cmp r3, r2
- 8009eac: d031 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009eae: 687b ldr r3, [r7, #4]
- 8009eb0: 681b ldr r3, [r3, #0]
- 8009eb2: 4a38 ldr r2, [pc, #224] @ (8009f94 <HAL_DMA_IRQHandler+0xe2c>)
- 8009eb4: 4293 cmp r3, r2
- 8009eb6: d02c beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009eb8: 687b ldr r3, [r7, #4]
- 8009eba: 681b ldr r3, [r3, #0]
- 8009ebc: 4a36 ldr r2, [pc, #216] @ (8009f98 <HAL_DMA_IRQHandler+0xe30>)
- 8009ebe: 4293 cmp r3, r2
- 8009ec0: d027 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009ec2: 687b ldr r3, [r7, #4]
- 8009ec4: 681b ldr r3, [r3, #0]
- 8009ec6: 4a35 ldr r2, [pc, #212] @ (8009f9c <HAL_DMA_IRQHandler+0xe34>)
- 8009ec8: 4293 cmp r3, r2
- 8009eca: d022 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009ecc: 687b ldr r3, [r7, #4]
- 8009ece: 681b ldr r3, [r3, #0]
- 8009ed0: 4a33 ldr r2, [pc, #204] @ (8009fa0 <HAL_DMA_IRQHandler+0xe38>)
- 8009ed2: 4293 cmp r3, r2
- 8009ed4: d01d beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009ed6: 687b ldr r3, [r7, #4]
- 8009ed8: 681b ldr r3, [r3, #0]
- 8009eda: 4a32 ldr r2, [pc, #200] @ (8009fa4 <HAL_DMA_IRQHandler+0xe3c>)
- 8009edc: 4293 cmp r3, r2
- 8009ede: d018 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009ee0: 687b ldr r3, [r7, #4]
- 8009ee2: 681b ldr r3, [r3, #0]
- 8009ee4: 4a30 ldr r2, [pc, #192] @ (8009fa8 <HAL_DMA_IRQHandler+0xe40>)
- 8009ee6: 4293 cmp r3, r2
- 8009ee8: d013 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009eea: 687b ldr r3, [r7, #4]
- 8009eec: 681b ldr r3, [r3, #0]
- 8009eee: 4a2f ldr r2, [pc, #188] @ (8009fac <HAL_DMA_IRQHandler+0xe44>)
- 8009ef0: 4293 cmp r3, r2
- 8009ef2: d00e beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009ef4: 687b ldr r3, [r7, #4]
- 8009ef6: 681b ldr r3, [r3, #0]
- 8009ef8: 4a2d ldr r2, [pc, #180] @ (8009fb0 <HAL_DMA_IRQHandler+0xe48>)
- 8009efa: 4293 cmp r3, r2
- 8009efc: d009 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009efe: 687b ldr r3, [r7, #4]
- 8009f00: 681b ldr r3, [r3, #0]
- 8009f02: 4a2c ldr r2, [pc, #176] @ (8009fb4 <HAL_DMA_IRQHandler+0xe4c>)
- 8009f04: 4293 cmp r3, r2
- 8009f06: d004 beq.n 8009f12 <HAL_DMA_IRQHandler+0xdaa>
- 8009f08: 687b ldr r3, [r7, #4]
- 8009f0a: 681b ldr r3, [r3, #0]
- 8009f0c: 4a2a ldr r2, [pc, #168] @ (8009fb8 <HAL_DMA_IRQHandler+0xe50>)
- 8009f0e: 4293 cmp r3, r2
- 8009f10: d108 bne.n 8009f24 <HAL_DMA_IRQHandler+0xdbc>
- 8009f12: 687b ldr r3, [r7, #4]
- 8009f14: 681b ldr r3, [r3, #0]
- 8009f16: 681a ldr r2, [r3, #0]
- 8009f18: 687b ldr r3, [r7, #4]
- 8009f1a: 681b ldr r3, [r3, #0]
- 8009f1c: f022 021c bic.w r2, r2, #28
- 8009f20: 601a str r2, [r3, #0]
- 8009f22: e007 b.n 8009f34 <HAL_DMA_IRQHandler+0xdcc>
- 8009f24: 687b ldr r3, [r7, #4]
- 8009f26: 681b ldr r3, [r3, #0]
- 8009f28: 681a ldr r2, [r3, #0]
- 8009f2a: 687b ldr r3, [r7, #4]
- 8009f2c: 681b ldr r3, [r3, #0]
- 8009f2e: f022 020e bic.w r2, r2, #14
- 8009f32: 601a str r2, [r3, #0]
- /* Clear all flags */
- regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
- 8009f34: 687b ldr r3, [r7, #4]
- 8009f36: 6ddb ldr r3, [r3, #92] @ 0x5c
- 8009f38: f003 031f and.w r3, r3, #31
- 8009f3c: 2201 movs r2, #1
- 8009f3e: 409a lsls r2, r3
- 8009f40: 69fb ldr r3, [r7, #28]
- 8009f42: 605a str r2, [r3, #4]
- /* Update error code */
- hdma->ErrorCode = HAL_DMA_ERROR_TE;
- 8009f44: 687b ldr r3, [r7, #4]
- 8009f46: 2201 movs r2, #1
- 8009f48: 655a str r2, [r3, #84] @ 0x54
- /* Change the DMA state */
- hdma->State = HAL_DMA_STATE_READY;
- 8009f4a: 687b ldr r3, [r7, #4]
- 8009f4c: 2201 movs r2, #1
- 8009f4e: f883 2035 strb.w r2, [r3, #53] @ 0x35
- /* Process Unlocked */
- __HAL_UNLOCK(hdma);
- 8009f52: 687b ldr r3, [r7, #4]
- 8009f54: 2200 movs r2, #0
- 8009f56: f883 2034 strb.w r2, [r3, #52] @ 0x34
- if (hdma->XferErrorCallback != NULL)
- 8009f5a: 687b ldr r3, [r7, #4]
- 8009f5c: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8009f5e: 2b00 cmp r3, #0
- 8009f60: d009 beq.n 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- {
- /* Transfer error callback */
- hdma->XferErrorCallback(hdma);
- 8009f62: 687b ldr r3, [r7, #4]
- 8009f64: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8009f66: 6878 ldr r0, [r7, #4]
- 8009f68: 4798 blx r3
- 8009f6a: e004 b.n 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- return;
- 8009f6c: bf00 nop
- 8009f6e: e002 b.n 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009f70: bf00 nop
- 8009f72: e000 b.n 8009f76 <HAL_DMA_IRQHandler+0xe0e>
- if((ccr_reg & BDMA_CCR_DBM) != 0U)
- 8009f74: bf00 nop
- }
- else
- {
- /* Nothing To Do */
- }
- }
- 8009f76: 3728 adds r7, #40 @ 0x28
- 8009f78: 46bd mov sp, r7
- 8009f7a: bd80 pop {r7, pc}
- 8009f7c: 40020010 .word 0x40020010
- 8009f80: 40020028 .word 0x40020028
- 8009f84: 40020040 .word 0x40020040
- 8009f88: 40020058 .word 0x40020058
- 8009f8c: 40020070 .word 0x40020070
- 8009f90: 40020088 .word 0x40020088
- 8009f94: 400200a0 .word 0x400200a0
- 8009f98: 400200b8 .word 0x400200b8
- 8009f9c: 40020410 .word 0x40020410
- 8009fa0: 40020428 .word 0x40020428
- 8009fa4: 40020440 .word 0x40020440
- 8009fa8: 40020458 .word 0x40020458
- 8009fac: 40020470 .word 0x40020470
- 8009fb0: 40020488 .word 0x40020488
- 8009fb4: 400204a0 .word 0x400204a0
- 8009fb8: 400204b8 .word 0x400204b8
- 08009fbc <DMA_SetConfig>:
- * @param DstAddress: The destination memory Buffer address
- * @param DataLength: The length of data to be transferred from source to destination
- * @retval None
- */
- static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
- {
- 8009fbc: b480 push {r7}
- 8009fbe: b087 sub sp, #28
- 8009fc0: af00 add r7, sp, #0
- 8009fc2: 60f8 str r0, [r7, #12]
- 8009fc4: 60b9 str r1, [r7, #8]
- 8009fc6: 607a str r2, [r7, #4]
- 8009fc8: 603b str r3, [r7, #0]
- /* calculate DMA base and stream number */
- DMA_Base_Registers *regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
- 8009fca: 68fb ldr r3, [r7, #12]
- 8009fcc: 6d9b ldr r3, [r3, #88] @ 0x58
- 8009fce: 617b str r3, [r7, #20]
- BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
- 8009fd0: 68fb ldr r3, [r7, #12]
- 8009fd2: 6d9b ldr r3, [r3, #88] @ 0x58
- 8009fd4: 613b str r3, [r7, #16]
- if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
- 8009fd6: 68fb ldr r3, [r7, #12]
- 8009fd8: 681b ldr r3, [r3, #0]
- 8009fda: 4a7f ldr r2, [pc, #508] @ (800a1d8 <DMA_SetConfig+0x21c>)
- 8009fdc: 4293 cmp r3, r2
- 8009fde: d072 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 8009fe0: 68fb ldr r3, [r7, #12]
- 8009fe2: 681b ldr r3, [r3, #0]
- 8009fe4: 4a7d ldr r2, [pc, #500] @ (800a1dc <DMA_SetConfig+0x220>)
- 8009fe6: 4293 cmp r3, r2
- 8009fe8: d06d beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 8009fea: 68fb ldr r3, [r7, #12]
- 8009fec: 681b ldr r3, [r3, #0]
- 8009fee: 4a7c ldr r2, [pc, #496] @ (800a1e0 <DMA_SetConfig+0x224>)
- 8009ff0: 4293 cmp r3, r2
- 8009ff2: d068 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 8009ff4: 68fb ldr r3, [r7, #12]
- 8009ff6: 681b ldr r3, [r3, #0]
- 8009ff8: 4a7a ldr r2, [pc, #488] @ (800a1e4 <DMA_SetConfig+0x228>)
- 8009ffa: 4293 cmp r3, r2
- 8009ffc: d063 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 8009ffe: 68fb ldr r3, [r7, #12]
- 800a000: 681b ldr r3, [r3, #0]
- 800a002: 4a79 ldr r2, [pc, #484] @ (800a1e8 <DMA_SetConfig+0x22c>)
- 800a004: 4293 cmp r3, r2
- 800a006: d05e beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a008: 68fb ldr r3, [r7, #12]
- 800a00a: 681b ldr r3, [r3, #0]
- 800a00c: 4a77 ldr r2, [pc, #476] @ (800a1ec <DMA_SetConfig+0x230>)
- 800a00e: 4293 cmp r3, r2
- 800a010: d059 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a012: 68fb ldr r3, [r7, #12]
- 800a014: 681b ldr r3, [r3, #0]
- 800a016: 4a76 ldr r2, [pc, #472] @ (800a1f0 <DMA_SetConfig+0x234>)
- 800a018: 4293 cmp r3, r2
- 800a01a: d054 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a01c: 68fb ldr r3, [r7, #12]
- 800a01e: 681b ldr r3, [r3, #0]
- 800a020: 4a74 ldr r2, [pc, #464] @ (800a1f4 <DMA_SetConfig+0x238>)
- 800a022: 4293 cmp r3, r2
- 800a024: d04f beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a026: 68fb ldr r3, [r7, #12]
- 800a028: 681b ldr r3, [r3, #0]
- 800a02a: 4a73 ldr r2, [pc, #460] @ (800a1f8 <DMA_SetConfig+0x23c>)
- 800a02c: 4293 cmp r3, r2
- 800a02e: d04a beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a030: 68fb ldr r3, [r7, #12]
- 800a032: 681b ldr r3, [r3, #0]
- 800a034: 4a71 ldr r2, [pc, #452] @ (800a1fc <DMA_SetConfig+0x240>)
- 800a036: 4293 cmp r3, r2
- 800a038: d045 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a03a: 68fb ldr r3, [r7, #12]
- 800a03c: 681b ldr r3, [r3, #0]
- 800a03e: 4a70 ldr r2, [pc, #448] @ (800a200 <DMA_SetConfig+0x244>)
- 800a040: 4293 cmp r3, r2
- 800a042: d040 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a044: 68fb ldr r3, [r7, #12]
- 800a046: 681b ldr r3, [r3, #0]
- 800a048: 4a6e ldr r2, [pc, #440] @ (800a204 <DMA_SetConfig+0x248>)
- 800a04a: 4293 cmp r3, r2
- 800a04c: d03b beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a04e: 68fb ldr r3, [r7, #12]
- 800a050: 681b ldr r3, [r3, #0]
- 800a052: 4a6d ldr r2, [pc, #436] @ (800a208 <DMA_SetConfig+0x24c>)
- 800a054: 4293 cmp r3, r2
- 800a056: d036 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a058: 68fb ldr r3, [r7, #12]
- 800a05a: 681b ldr r3, [r3, #0]
- 800a05c: 4a6b ldr r2, [pc, #428] @ (800a20c <DMA_SetConfig+0x250>)
- 800a05e: 4293 cmp r3, r2
- 800a060: d031 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a062: 68fb ldr r3, [r7, #12]
- 800a064: 681b ldr r3, [r3, #0]
- 800a066: 4a6a ldr r2, [pc, #424] @ (800a210 <DMA_SetConfig+0x254>)
- 800a068: 4293 cmp r3, r2
- 800a06a: d02c beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a06c: 68fb ldr r3, [r7, #12]
- 800a06e: 681b ldr r3, [r3, #0]
- 800a070: 4a68 ldr r2, [pc, #416] @ (800a214 <DMA_SetConfig+0x258>)
- 800a072: 4293 cmp r3, r2
- 800a074: d027 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a076: 68fb ldr r3, [r7, #12]
- 800a078: 681b ldr r3, [r3, #0]
- 800a07a: 4a67 ldr r2, [pc, #412] @ (800a218 <DMA_SetConfig+0x25c>)
- 800a07c: 4293 cmp r3, r2
- 800a07e: d022 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a080: 68fb ldr r3, [r7, #12]
- 800a082: 681b ldr r3, [r3, #0]
- 800a084: 4a65 ldr r2, [pc, #404] @ (800a21c <DMA_SetConfig+0x260>)
- 800a086: 4293 cmp r3, r2
- 800a088: d01d beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a08a: 68fb ldr r3, [r7, #12]
- 800a08c: 681b ldr r3, [r3, #0]
- 800a08e: 4a64 ldr r2, [pc, #400] @ (800a220 <DMA_SetConfig+0x264>)
- 800a090: 4293 cmp r3, r2
- 800a092: d018 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a094: 68fb ldr r3, [r7, #12]
- 800a096: 681b ldr r3, [r3, #0]
- 800a098: 4a62 ldr r2, [pc, #392] @ (800a224 <DMA_SetConfig+0x268>)
- 800a09a: 4293 cmp r3, r2
- 800a09c: d013 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a09e: 68fb ldr r3, [r7, #12]
- 800a0a0: 681b ldr r3, [r3, #0]
- 800a0a2: 4a61 ldr r2, [pc, #388] @ (800a228 <DMA_SetConfig+0x26c>)
- 800a0a4: 4293 cmp r3, r2
- 800a0a6: d00e beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a0a8: 68fb ldr r3, [r7, #12]
- 800a0aa: 681b ldr r3, [r3, #0]
- 800a0ac: 4a5f ldr r2, [pc, #380] @ (800a22c <DMA_SetConfig+0x270>)
- 800a0ae: 4293 cmp r3, r2
- 800a0b0: d009 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a0b2: 68fb ldr r3, [r7, #12]
- 800a0b4: 681b ldr r3, [r3, #0]
- 800a0b6: 4a5e ldr r2, [pc, #376] @ (800a230 <DMA_SetConfig+0x274>)
- 800a0b8: 4293 cmp r3, r2
- 800a0ba: d004 beq.n 800a0c6 <DMA_SetConfig+0x10a>
- 800a0bc: 68fb ldr r3, [r7, #12]
- 800a0be: 681b ldr r3, [r3, #0]
- 800a0c0: 4a5c ldr r2, [pc, #368] @ (800a234 <DMA_SetConfig+0x278>)
- 800a0c2: 4293 cmp r3, r2
- 800a0c4: d101 bne.n 800a0ca <DMA_SetConfig+0x10e>
- 800a0c6: 2301 movs r3, #1
- 800a0c8: e000 b.n 800a0cc <DMA_SetConfig+0x110>
- 800a0ca: 2300 movs r3, #0
- 800a0cc: 2b00 cmp r3, #0
- 800a0ce: d00d beq.n 800a0ec <DMA_SetConfig+0x130>
- {
- /* Clear the DMAMUX synchro overrun flag */
- hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
- 800a0d0: 68fb ldr r3, [r7, #12]
- 800a0d2: 6e5b ldr r3, [r3, #100] @ 0x64
- 800a0d4: 68fa ldr r2, [r7, #12]
- 800a0d6: 6e92 ldr r2, [r2, #104] @ 0x68
- 800a0d8: 605a str r2, [r3, #4]
- if(hdma->DMAmuxRequestGen != 0U)
- 800a0da: 68fb ldr r3, [r7, #12]
- 800a0dc: 6edb ldr r3, [r3, #108] @ 0x6c
- 800a0de: 2b00 cmp r3, #0
- 800a0e0: d004 beq.n 800a0ec <DMA_SetConfig+0x130>
- {
- /* Clear the DMAMUX request generator overrun flag */
- hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
- 800a0e2: 68fb ldr r3, [r7, #12]
- 800a0e4: 6f1b ldr r3, [r3, #112] @ 0x70
- 800a0e6: 68fa ldr r2, [r7, #12]
- 800a0e8: 6f52 ldr r2, [r2, #116] @ 0x74
- 800a0ea: 605a str r2, [r3, #4]
- }
- }
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 800a0ec: 68fb ldr r3, [r7, #12]
- 800a0ee: 681b ldr r3, [r3, #0]
- 800a0f0: 4a39 ldr r2, [pc, #228] @ (800a1d8 <DMA_SetConfig+0x21c>)
- 800a0f2: 4293 cmp r3, r2
- 800a0f4: d04a beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a0f6: 68fb ldr r3, [r7, #12]
- 800a0f8: 681b ldr r3, [r3, #0]
- 800a0fa: 4a38 ldr r2, [pc, #224] @ (800a1dc <DMA_SetConfig+0x220>)
- 800a0fc: 4293 cmp r3, r2
- 800a0fe: d045 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a100: 68fb ldr r3, [r7, #12]
- 800a102: 681b ldr r3, [r3, #0]
- 800a104: 4a36 ldr r2, [pc, #216] @ (800a1e0 <DMA_SetConfig+0x224>)
- 800a106: 4293 cmp r3, r2
- 800a108: d040 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a10a: 68fb ldr r3, [r7, #12]
- 800a10c: 681b ldr r3, [r3, #0]
- 800a10e: 4a35 ldr r2, [pc, #212] @ (800a1e4 <DMA_SetConfig+0x228>)
- 800a110: 4293 cmp r3, r2
- 800a112: d03b beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a114: 68fb ldr r3, [r7, #12]
- 800a116: 681b ldr r3, [r3, #0]
- 800a118: 4a33 ldr r2, [pc, #204] @ (800a1e8 <DMA_SetConfig+0x22c>)
- 800a11a: 4293 cmp r3, r2
- 800a11c: d036 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a11e: 68fb ldr r3, [r7, #12]
- 800a120: 681b ldr r3, [r3, #0]
- 800a122: 4a32 ldr r2, [pc, #200] @ (800a1ec <DMA_SetConfig+0x230>)
- 800a124: 4293 cmp r3, r2
- 800a126: d031 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a128: 68fb ldr r3, [r7, #12]
- 800a12a: 681b ldr r3, [r3, #0]
- 800a12c: 4a30 ldr r2, [pc, #192] @ (800a1f0 <DMA_SetConfig+0x234>)
- 800a12e: 4293 cmp r3, r2
- 800a130: d02c beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a132: 68fb ldr r3, [r7, #12]
- 800a134: 681b ldr r3, [r3, #0]
- 800a136: 4a2f ldr r2, [pc, #188] @ (800a1f4 <DMA_SetConfig+0x238>)
- 800a138: 4293 cmp r3, r2
- 800a13a: d027 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a13c: 68fb ldr r3, [r7, #12]
- 800a13e: 681b ldr r3, [r3, #0]
- 800a140: 4a2d ldr r2, [pc, #180] @ (800a1f8 <DMA_SetConfig+0x23c>)
- 800a142: 4293 cmp r3, r2
- 800a144: d022 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a146: 68fb ldr r3, [r7, #12]
- 800a148: 681b ldr r3, [r3, #0]
- 800a14a: 4a2c ldr r2, [pc, #176] @ (800a1fc <DMA_SetConfig+0x240>)
- 800a14c: 4293 cmp r3, r2
- 800a14e: d01d beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a150: 68fb ldr r3, [r7, #12]
- 800a152: 681b ldr r3, [r3, #0]
- 800a154: 4a2a ldr r2, [pc, #168] @ (800a200 <DMA_SetConfig+0x244>)
- 800a156: 4293 cmp r3, r2
- 800a158: d018 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a15a: 68fb ldr r3, [r7, #12]
- 800a15c: 681b ldr r3, [r3, #0]
- 800a15e: 4a29 ldr r2, [pc, #164] @ (800a204 <DMA_SetConfig+0x248>)
- 800a160: 4293 cmp r3, r2
- 800a162: d013 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a164: 68fb ldr r3, [r7, #12]
- 800a166: 681b ldr r3, [r3, #0]
- 800a168: 4a27 ldr r2, [pc, #156] @ (800a208 <DMA_SetConfig+0x24c>)
- 800a16a: 4293 cmp r3, r2
- 800a16c: d00e beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a16e: 68fb ldr r3, [r7, #12]
- 800a170: 681b ldr r3, [r3, #0]
- 800a172: 4a26 ldr r2, [pc, #152] @ (800a20c <DMA_SetConfig+0x250>)
- 800a174: 4293 cmp r3, r2
- 800a176: d009 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a178: 68fb ldr r3, [r7, #12]
- 800a17a: 681b ldr r3, [r3, #0]
- 800a17c: 4a24 ldr r2, [pc, #144] @ (800a210 <DMA_SetConfig+0x254>)
- 800a17e: 4293 cmp r3, r2
- 800a180: d004 beq.n 800a18c <DMA_SetConfig+0x1d0>
- 800a182: 68fb ldr r3, [r7, #12]
- 800a184: 681b ldr r3, [r3, #0]
- 800a186: 4a23 ldr r2, [pc, #140] @ (800a214 <DMA_SetConfig+0x258>)
- 800a188: 4293 cmp r3, r2
- 800a18a: d101 bne.n 800a190 <DMA_SetConfig+0x1d4>
- 800a18c: 2301 movs r3, #1
- 800a18e: e000 b.n 800a192 <DMA_SetConfig+0x1d6>
- 800a190: 2300 movs r3, #0
- 800a192: 2b00 cmp r3, #0
- 800a194: d059 beq.n 800a24a <DMA_SetConfig+0x28e>
- {
- /* Clear all interrupt flags at correct offset within the register */
- regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
- 800a196: 68fb ldr r3, [r7, #12]
- 800a198: 6ddb ldr r3, [r3, #92] @ 0x5c
- 800a19a: f003 031f and.w r3, r3, #31
- 800a19e: 223f movs r2, #63 @ 0x3f
- 800a1a0: 409a lsls r2, r3
- 800a1a2: 697b ldr r3, [r7, #20]
- 800a1a4: 609a str r2, [r3, #8]
- /* Clear DBM bit */
- ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
- 800a1a6: 68fb ldr r3, [r7, #12]
- 800a1a8: 681b ldr r3, [r3, #0]
- 800a1aa: 681a ldr r2, [r3, #0]
- 800a1ac: 68fb ldr r3, [r7, #12]
- 800a1ae: 681b ldr r3, [r3, #0]
- 800a1b0: f422 2280 bic.w r2, r2, #262144 @ 0x40000
- 800a1b4: 601a str r2, [r3, #0]
- /* Configure DMA Stream data length */
- ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
- 800a1b6: 68fb ldr r3, [r7, #12]
- 800a1b8: 681b ldr r3, [r3, #0]
- 800a1ba: 683a ldr r2, [r7, #0]
- 800a1bc: 605a str r2, [r3, #4]
- /* Peripheral to Memory */
- if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
- 800a1be: 68fb ldr r3, [r7, #12]
- 800a1c0: 689b ldr r3, [r3, #8]
- 800a1c2: 2b40 cmp r3, #64 @ 0x40
- 800a1c4: d138 bne.n 800a238 <DMA_SetConfig+0x27c>
- {
- /* Configure DMA Stream destination address */
- ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
- 800a1c6: 68fb ldr r3, [r7, #12]
- 800a1c8: 681b ldr r3, [r3, #0]
- 800a1ca: 687a ldr r2, [r7, #4]
- 800a1cc: 609a str r2, [r3, #8]
- /* Configure DMA Stream source address */
- ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
- 800a1ce: 68fb ldr r3, [r7, #12]
- 800a1d0: 681b ldr r3, [r3, #0]
- 800a1d2: 68ba ldr r2, [r7, #8]
- 800a1d4: 60da str r2, [r3, #12]
- }
- else
- {
- /* Nothing To Do */
- }
- }
- 800a1d6: e086 b.n 800a2e6 <DMA_SetConfig+0x32a>
- 800a1d8: 40020010 .word 0x40020010
- 800a1dc: 40020028 .word 0x40020028
- 800a1e0: 40020040 .word 0x40020040
- 800a1e4: 40020058 .word 0x40020058
- 800a1e8: 40020070 .word 0x40020070
- 800a1ec: 40020088 .word 0x40020088
- 800a1f0: 400200a0 .word 0x400200a0
- 800a1f4: 400200b8 .word 0x400200b8
- 800a1f8: 40020410 .word 0x40020410
- 800a1fc: 40020428 .word 0x40020428
- 800a200: 40020440 .word 0x40020440
- 800a204: 40020458 .word 0x40020458
- 800a208: 40020470 .word 0x40020470
- 800a20c: 40020488 .word 0x40020488
- 800a210: 400204a0 .word 0x400204a0
- 800a214: 400204b8 .word 0x400204b8
- 800a218: 58025408 .word 0x58025408
- 800a21c: 5802541c .word 0x5802541c
- 800a220: 58025430 .word 0x58025430
- 800a224: 58025444 .word 0x58025444
- 800a228: 58025458 .word 0x58025458
- 800a22c: 5802546c .word 0x5802546c
- 800a230: 58025480 .word 0x58025480
- 800a234: 58025494 .word 0x58025494
- ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
- 800a238: 68fb ldr r3, [r7, #12]
- 800a23a: 681b ldr r3, [r3, #0]
- 800a23c: 68ba ldr r2, [r7, #8]
- 800a23e: 609a str r2, [r3, #8]
- ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
- 800a240: 68fb ldr r3, [r7, #12]
- 800a242: 681b ldr r3, [r3, #0]
- 800a244: 687a ldr r2, [r7, #4]
- 800a246: 60da str r2, [r3, #12]
- }
- 800a248: e04d b.n 800a2e6 <DMA_SetConfig+0x32a>
- else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
- 800a24a: 68fb ldr r3, [r7, #12]
- 800a24c: 681b ldr r3, [r3, #0]
- 800a24e: 4a29 ldr r2, [pc, #164] @ (800a2f4 <DMA_SetConfig+0x338>)
- 800a250: 4293 cmp r3, r2
- 800a252: d022 beq.n 800a29a <DMA_SetConfig+0x2de>
- 800a254: 68fb ldr r3, [r7, #12]
- 800a256: 681b ldr r3, [r3, #0]
- 800a258: 4a27 ldr r2, [pc, #156] @ (800a2f8 <DMA_SetConfig+0x33c>)
- 800a25a: 4293 cmp r3, r2
- 800a25c: d01d beq.n 800a29a <DMA_SetConfig+0x2de>
- 800a25e: 68fb ldr r3, [r7, #12]
- 800a260: 681b ldr r3, [r3, #0]
- 800a262: 4a26 ldr r2, [pc, #152] @ (800a2fc <DMA_SetConfig+0x340>)
- 800a264: 4293 cmp r3, r2
- 800a266: d018 beq.n 800a29a <DMA_SetConfig+0x2de>
- 800a268: 68fb ldr r3, [r7, #12]
- 800a26a: 681b ldr r3, [r3, #0]
- 800a26c: 4a24 ldr r2, [pc, #144] @ (800a300 <DMA_SetConfig+0x344>)
- 800a26e: 4293 cmp r3, r2
- 800a270: d013 beq.n 800a29a <DMA_SetConfig+0x2de>
- 800a272: 68fb ldr r3, [r7, #12]
- 800a274: 681b ldr r3, [r3, #0]
- 800a276: 4a23 ldr r2, [pc, #140] @ (800a304 <DMA_SetConfig+0x348>)
- 800a278: 4293 cmp r3, r2
- 800a27a: d00e beq.n 800a29a <DMA_SetConfig+0x2de>
- 800a27c: 68fb ldr r3, [r7, #12]
- 800a27e: 681b ldr r3, [r3, #0]
- 800a280: 4a21 ldr r2, [pc, #132] @ (800a308 <DMA_SetConfig+0x34c>)
- 800a282: 4293 cmp r3, r2
- 800a284: d009 beq.n 800a29a <DMA_SetConfig+0x2de>
- 800a286: 68fb ldr r3, [r7, #12]
- 800a288: 681b ldr r3, [r3, #0]
- 800a28a: 4a20 ldr r2, [pc, #128] @ (800a30c <DMA_SetConfig+0x350>)
- 800a28c: 4293 cmp r3, r2
- 800a28e: d004 beq.n 800a29a <DMA_SetConfig+0x2de>
- 800a290: 68fb ldr r3, [r7, #12]
- 800a292: 681b ldr r3, [r3, #0]
- 800a294: 4a1e ldr r2, [pc, #120] @ (800a310 <DMA_SetConfig+0x354>)
- 800a296: 4293 cmp r3, r2
- 800a298: d101 bne.n 800a29e <DMA_SetConfig+0x2e2>
- 800a29a: 2301 movs r3, #1
- 800a29c: e000 b.n 800a2a0 <DMA_SetConfig+0x2e4>
- 800a29e: 2300 movs r3, #0
- 800a2a0: 2b00 cmp r3, #0
- 800a2a2: d020 beq.n 800a2e6 <DMA_SetConfig+0x32a>
- regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
- 800a2a4: 68fb ldr r3, [r7, #12]
- 800a2a6: 6ddb ldr r3, [r3, #92] @ 0x5c
- 800a2a8: f003 031f and.w r3, r3, #31
- 800a2ac: 2201 movs r2, #1
- 800a2ae: 409a lsls r2, r3
- 800a2b0: 693b ldr r3, [r7, #16]
- 800a2b2: 605a str r2, [r3, #4]
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
- 800a2b4: 68fb ldr r3, [r7, #12]
- 800a2b6: 681b ldr r3, [r3, #0]
- 800a2b8: 683a ldr r2, [r7, #0]
- 800a2ba: 605a str r2, [r3, #4]
- if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
- 800a2bc: 68fb ldr r3, [r7, #12]
- 800a2be: 689b ldr r3, [r3, #8]
- 800a2c0: 2b40 cmp r3, #64 @ 0x40
- 800a2c2: d108 bne.n 800a2d6 <DMA_SetConfig+0x31a>
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
- 800a2c4: 68fb ldr r3, [r7, #12]
- 800a2c6: 681b ldr r3, [r3, #0]
- 800a2c8: 687a ldr r2, [r7, #4]
- 800a2ca: 609a str r2, [r3, #8]
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
- 800a2cc: 68fb ldr r3, [r7, #12]
- 800a2ce: 681b ldr r3, [r3, #0]
- 800a2d0: 68ba ldr r2, [r7, #8]
- 800a2d2: 60da str r2, [r3, #12]
- }
- 800a2d4: e007 b.n 800a2e6 <DMA_SetConfig+0x32a>
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
- 800a2d6: 68fb ldr r3, [r7, #12]
- 800a2d8: 681b ldr r3, [r3, #0]
- 800a2da: 68ba ldr r2, [r7, #8]
- 800a2dc: 609a str r2, [r3, #8]
- ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
- 800a2de: 68fb ldr r3, [r7, #12]
- 800a2e0: 681b ldr r3, [r3, #0]
- 800a2e2: 687a ldr r2, [r7, #4]
- 800a2e4: 60da str r2, [r3, #12]
- }
- 800a2e6: bf00 nop
- 800a2e8: 371c adds r7, #28
- 800a2ea: 46bd mov sp, r7
- 800a2ec: f85d 7b04 ldr.w r7, [sp], #4
- 800a2f0: 4770 bx lr
- 800a2f2: bf00 nop
- 800a2f4: 58025408 .word 0x58025408
- 800a2f8: 5802541c .word 0x5802541c
- 800a2fc: 58025430 .word 0x58025430
- 800a300: 58025444 .word 0x58025444
- 800a304: 58025458 .word 0x58025458
- 800a308: 5802546c .word 0x5802546c
- 800a30c: 58025480 .word 0x58025480
- 800a310: 58025494 .word 0x58025494
- 0800a314 <DMA_CalcBaseAndBitshift>:
- * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
- * the configuration information for the specified DMA Stream.
- * @retval Stream base address
- */
- static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
- {
- 800a314: b480 push {r7}
- 800a316: b085 sub sp, #20
- 800a318: af00 add r7, sp, #0
- 800a31a: 6078 str r0, [r7, #4]
- if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
- 800a31c: 687b ldr r3, [r7, #4]
- 800a31e: 681b ldr r3, [r3, #0]
- 800a320: 4a42 ldr r2, [pc, #264] @ (800a42c <DMA_CalcBaseAndBitshift+0x118>)
- 800a322: 4293 cmp r3, r2
- 800a324: d04a beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a326: 687b ldr r3, [r7, #4]
- 800a328: 681b ldr r3, [r3, #0]
- 800a32a: 4a41 ldr r2, [pc, #260] @ (800a430 <DMA_CalcBaseAndBitshift+0x11c>)
- 800a32c: 4293 cmp r3, r2
- 800a32e: d045 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a330: 687b ldr r3, [r7, #4]
- 800a332: 681b ldr r3, [r3, #0]
- 800a334: 4a3f ldr r2, [pc, #252] @ (800a434 <DMA_CalcBaseAndBitshift+0x120>)
- 800a336: 4293 cmp r3, r2
- 800a338: d040 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a33a: 687b ldr r3, [r7, #4]
- 800a33c: 681b ldr r3, [r3, #0]
- 800a33e: 4a3e ldr r2, [pc, #248] @ (800a438 <DMA_CalcBaseAndBitshift+0x124>)
- 800a340: 4293 cmp r3, r2
- 800a342: d03b beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a344: 687b ldr r3, [r7, #4]
- 800a346: 681b ldr r3, [r3, #0]
- 800a348: 4a3c ldr r2, [pc, #240] @ (800a43c <DMA_CalcBaseAndBitshift+0x128>)
- 800a34a: 4293 cmp r3, r2
- 800a34c: d036 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a34e: 687b ldr r3, [r7, #4]
- 800a350: 681b ldr r3, [r3, #0]
- 800a352: 4a3b ldr r2, [pc, #236] @ (800a440 <DMA_CalcBaseAndBitshift+0x12c>)
- 800a354: 4293 cmp r3, r2
- 800a356: d031 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a358: 687b ldr r3, [r7, #4]
- 800a35a: 681b ldr r3, [r3, #0]
- 800a35c: 4a39 ldr r2, [pc, #228] @ (800a444 <DMA_CalcBaseAndBitshift+0x130>)
- 800a35e: 4293 cmp r3, r2
- 800a360: d02c beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a362: 687b ldr r3, [r7, #4]
- 800a364: 681b ldr r3, [r3, #0]
- 800a366: 4a38 ldr r2, [pc, #224] @ (800a448 <DMA_CalcBaseAndBitshift+0x134>)
- 800a368: 4293 cmp r3, r2
- 800a36a: d027 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a36c: 687b ldr r3, [r7, #4]
- 800a36e: 681b ldr r3, [r3, #0]
- 800a370: 4a36 ldr r2, [pc, #216] @ (800a44c <DMA_CalcBaseAndBitshift+0x138>)
- 800a372: 4293 cmp r3, r2
- 800a374: d022 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a376: 687b ldr r3, [r7, #4]
- 800a378: 681b ldr r3, [r3, #0]
- 800a37a: 4a35 ldr r2, [pc, #212] @ (800a450 <DMA_CalcBaseAndBitshift+0x13c>)
- 800a37c: 4293 cmp r3, r2
- 800a37e: d01d beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a380: 687b ldr r3, [r7, #4]
- 800a382: 681b ldr r3, [r3, #0]
- 800a384: 4a33 ldr r2, [pc, #204] @ (800a454 <DMA_CalcBaseAndBitshift+0x140>)
- 800a386: 4293 cmp r3, r2
- 800a388: d018 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a38a: 687b ldr r3, [r7, #4]
- 800a38c: 681b ldr r3, [r3, #0]
- 800a38e: 4a32 ldr r2, [pc, #200] @ (800a458 <DMA_CalcBaseAndBitshift+0x144>)
- 800a390: 4293 cmp r3, r2
- 800a392: d013 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a394: 687b ldr r3, [r7, #4]
- 800a396: 681b ldr r3, [r3, #0]
- 800a398: 4a30 ldr r2, [pc, #192] @ (800a45c <DMA_CalcBaseAndBitshift+0x148>)
- 800a39a: 4293 cmp r3, r2
- 800a39c: d00e beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a39e: 687b ldr r3, [r7, #4]
- 800a3a0: 681b ldr r3, [r3, #0]
- 800a3a2: 4a2f ldr r2, [pc, #188] @ (800a460 <DMA_CalcBaseAndBitshift+0x14c>)
- 800a3a4: 4293 cmp r3, r2
- 800a3a6: d009 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a3a8: 687b ldr r3, [r7, #4]
- 800a3aa: 681b ldr r3, [r3, #0]
- 800a3ac: 4a2d ldr r2, [pc, #180] @ (800a464 <DMA_CalcBaseAndBitshift+0x150>)
- 800a3ae: 4293 cmp r3, r2
- 800a3b0: d004 beq.n 800a3bc <DMA_CalcBaseAndBitshift+0xa8>
- 800a3b2: 687b ldr r3, [r7, #4]
- 800a3b4: 681b ldr r3, [r3, #0]
- 800a3b6: 4a2c ldr r2, [pc, #176] @ (800a468 <DMA_CalcBaseAndBitshift+0x154>)
- 800a3b8: 4293 cmp r3, r2
- 800a3ba: d101 bne.n 800a3c0 <DMA_CalcBaseAndBitshift+0xac>
- 800a3bc: 2301 movs r3, #1
- 800a3be: e000 b.n 800a3c2 <DMA_CalcBaseAndBitshift+0xae>
- 800a3c0: 2300 movs r3, #0
- 800a3c2: 2b00 cmp r3, #0
- 800a3c4: d024 beq.n 800a410 <DMA_CalcBaseAndBitshift+0xfc>
- {
- uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
- 800a3c6: 687b ldr r3, [r7, #4]
- 800a3c8: 681b ldr r3, [r3, #0]
- 800a3ca: b2db uxtb r3, r3
- 800a3cc: 3b10 subs r3, #16
- 800a3ce: 4a27 ldr r2, [pc, #156] @ (800a46c <DMA_CalcBaseAndBitshift+0x158>)
- 800a3d0: fba2 2303 umull r2, r3, r2, r3
- 800a3d4: 091b lsrs r3, r3, #4
- 800a3d6: 60fb str r3, [r7, #12]
- /* lookup table for necessary bitshift of flags within status registers */
- static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
- hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
- 800a3d8: 68fb ldr r3, [r7, #12]
- 800a3da: f003 0307 and.w r3, r3, #7
- 800a3de: 4a24 ldr r2, [pc, #144] @ (800a470 <DMA_CalcBaseAndBitshift+0x15c>)
- 800a3e0: 5cd3 ldrb r3, [r2, r3]
- 800a3e2: 461a mov r2, r3
- 800a3e4: 687b ldr r3, [r7, #4]
- 800a3e6: 65da str r2, [r3, #92] @ 0x5c
- if (stream_number > 3U)
- 800a3e8: 68fb ldr r3, [r7, #12]
- 800a3ea: 2b03 cmp r3, #3
- 800a3ec: d908 bls.n 800a400 <DMA_CalcBaseAndBitshift+0xec>
- {
- /* return pointer to HISR and HIFCR */
- hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
- 800a3ee: 687b ldr r3, [r7, #4]
- 800a3f0: 681b ldr r3, [r3, #0]
- 800a3f2: 461a mov r2, r3
- 800a3f4: 4b1f ldr r3, [pc, #124] @ (800a474 <DMA_CalcBaseAndBitshift+0x160>)
- 800a3f6: 4013 ands r3, r2
- 800a3f8: 1d1a adds r2, r3, #4
- 800a3fa: 687b ldr r3, [r7, #4]
- 800a3fc: 659a str r2, [r3, #88] @ 0x58
- 800a3fe: e00d b.n 800a41c <DMA_CalcBaseAndBitshift+0x108>
- }
- else
- {
- /* return pointer to LISR and LIFCR */
- hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
- 800a400: 687b ldr r3, [r7, #4]
- 800a402: 681b ldr r3, [r3, #0]
- 800a404: 461a mov r2, r3
- 800a406: 4b1b ldr r3, [pc, #108] @ (800a474 <DMA_CalcBaseAndBitshift+0x160>)
- 800a408: 4013 ands r3, r2
- 800a40a: 687a ldr r2, [r7, #4]
- 800a40c: 6593 str r3, [r2, #88] @ 0x58
- 800a40e: e005 b.n 800a41c <DMA_CalcBaseAndBitshift+0x108>
- }
- }
- else /* BDMA instance(s) */
- {
- /* return pointer to ISR and IFCR */
- hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
- 800a410: 687b ldr r3, [r7, #4]
- 800a412: 681b ldr r3, [r3, #0]
- 800a414: f023 02ff bic.w r2, r3, #255 @ 0xff
- 800a418: 687b ldr r3, [r7, #4]
- 800a41a: 659a str r2, [r3, #88] @ 0x58
- }
- return hdma->StreamBaseAddress;
- 800a41c: 687b ldr r3, [r7, #4]
- 800a41e: 6d9b ldr r3, [r3, #88] @ 0x58
- }
- 800a420: 4618 mov r0, r3
- 800a422: 3714 adds r7, #20
- 800a424: 46bd mov sp, r7
- 800a426: f85d 7b04 ldr.w r7, [sp], #4
- 800a42a: 4770 bx lr
- 800a42c: 40020010 .word 0x40020010
- 800a430: 40020028 .word 0x40020028
- 800a434: 40020040 .word 0x40020040
- 800a438: 40020058 .word 0x40020058
- 800a43c: 40020070 .word 0x40020070
- 800a440: 40020088 .word 0x40020088
- 800a444: 400200a0 .word 0x400200a0
- 800a448: 400200b8 .word 0x400200b8
- 800a44c: 40020410 .word 0x40020410
- 800a450: 40020428 .word 0x40020428
- 800a454: 40020440 .word 0x40020440
- 800a458: 40020458 .word 0x40020458
- 800a45c: 40020470 .word 0x40020470
- 800a460: 40020488 .word 0x40020488
- 800a464: 400204a0 .word 0x400204a0
- 800a468: 400204b8 .word 0x400204b8
- 800a46c: aaaaaaab .word 0xaaaaaaab
- 800a470: 080189d8 .word 0x080189d8
- 800a474: fffffc00 .word 0xfffffc00
- 0800a478 <DMA_CheckFifoParam>:
- * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
- * the configuration information for the specified DMA Stream.
- * @retval HAL status
- */
- static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
- {
- 800a478: b480 push {r7}
- 800a47a: b085 sub sp, #20
- 800a47c: af00 add r7, sp, #0
- 800a47e: 6078 str r0, [r7, #4]
- HAL_StatusTypeDef status = HAL_OK;
- 800a480: 2300 movs r3, #0
- 800a482: 73fb strb r3, [r7, #15]
- /* Memory Data size equal to Byte */
- if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
- 800a484: 687b ldr r3, [r7, #4]
- 800a486: 699b ldr r3, [r3, #24]
- 800a488: 2b00 cmp r3, #0
- 800a48a: d120 bne.n 800a4ce <DMA_CheckFifoParam+0x56>
- {
- switch (hdma->Init.FIFOThreshold)
- 800a48c: 687b ldr r3, [r7, #4]
- 800a48e: 6a9b ldr r3, [r3, #40] @ 0x28
- 800a490: 2b03 cmp r3, #3
- 800a492: d858 bhi.n 800a546 <DMA_CheckFifoParam+0xce>
- 800a494: a201 add r2, pc, #4 @ (adr r2, 800a49c <DMA_CheckFifoParam+0x24>)
- 800a496: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800a49a: bf00 nop
- 800a49c: 0800a4ad .word 0x0800a4ad
- 800a4a0: 0800a4bf .word 0x0800a4bf
- 800a4a4: 0800a4ad .word 0x0800a4ad
- 800a4a8: 0800a547 .word 0x0800a547
- {
- case DMA_FIFO_THRESHOLD_1QUARTERFULL:
- case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
- if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
- 800a4ac: 687b ldr r3, [r7, #4]
- 800a4ae: 6adb ldr r3, [r3, #44] @ 0x2c
- 800a4b0: f003 7380 and.w r3, r3, #16777216 @ 0x1000000
- 800a4b4: 2b00 cmp r3, #0
- 800a4b6: d048 beq.n 800a54a <DMA_CheckFifoParam+0xd2>
- {
- status = HAL_ERROR;
- 800a4b8: 2301 movs r3, #1
- 800a4ba: 73fb strb r3, [r7, #15]
- }
- break;
- 800a4bc: e045 b.n 800a54a <DMA_CheckFifoParam+0xd2>
- case DMA_FIFO_THRESHOLD_HALFFULL:
- if (hdma->Init.MemBurst == DMA_MBURST_INC16)
- 800a4be: 687b ldr r3, [r7, #4]
- 800a4c0: 6adb ldr r3, [r3, #44] @ 0x2c
- 800a4c2: f1b3 7fc0 cmp.w r3, #25165824 @ 0x1800000
- 800a4c6: d142 bne.n 800a54e <DMA_CheckFifoParam+0xd6>
- {
- status = HAL_ERROR;
- 800a4c8: 2301 movs r3, #1
- 800a4ca: 73fb strb r3, [r7, #15]
- }
- break;
- 800a4cc: e03f b.n 800a54e <DMA_CheckFifoParam+0xd6>
- break;
- }
- }
- /* Memory Data size equal to Half-Word */
- else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
- 800a4ce: 687b ldr r3, [r7, #4]
- 800a4d0: 699b ldr r3, [r3, #24]
- 800a4d2: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800a4d6: d123 bne.n 800a520 <DMA_CheckFifoParam+0xa8>
- {
- switch (hdma->Init.FIFOThreshold)
- 800a4d8: 687b ldr r3, [r7, #4]
- 800a4da: 6a9b ldr r3, [r3, #40] @ 0x28
- 800a4dc: 2b03 cmp r3, #3
- 800a4de: d838 bhi.n 800a552 <DMA_CheckFifoParam+0xda>
- 800a4e0: a201 add r2, pc, #4 @ (adr r2, 800a4e8 <DMA_CheckFifoParam+0x70>)
- 800a4e2: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800a4e6: bf00 nop
- 800a4e8: 0800a4f9 .word 0x0800a4f9
- 800a4ec: 0800a4ff .word 0x0800a4ff
- 800a4f0: 0800a4f9 .word 0x0800a4f9
- 800a4f4: 0800a511 .word 0x0800a511
- {
- case DMA_FIFO_THRESHOLD_1QUARTERFULL:
- case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
- status = HAL_ERROR;
- 800a4f8: 2301 movs r3, #1
- 800a4fa: 73fb strb r3, [r7, #15]
- break;
- 800a4fc: e030 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- case DMA_FIFO_THRESHOLD_HALFFULL:
- if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
- 800a4fe: 687b ldr r3, [r7, #4]
- 800a500: 6adb ldr r3, [r3, #44] @ 0x2c
- 800a502: f003 7380 and.w r3, r3, #16777216 @ 0x1000000
- 800a506: 2b00 cmp r3, #0
- 800a508: d025 beq.n 800a556 <DMA_CheckFifoParam+0xde>
- {
- status = HAL_ERROR;
- 800a50a: 2301 movs r3, #1
- 800a50c: 73fb strb r3, [r7, #15]
- }
- break;
- 800a50e: e022 b.n 800a556 <DMA_CheckFifoParam+0xde>
- case DMA_FIFO_THRESHOLD_FULL:
- if (hdma->Init.MemBurst == DMA_MBURST_INC16)
- 800a510: 687b ldr r3, [r7, #4]
- 800a512: 6adb ldr r3, [r3, #44] @ 0x2c
- 800a514: f1b3 7fc0 cmp.w r3, #25165824 @ 0x1800000
- 800a518: d11f bne.n 800a55a <DMA_CheckFifoParam+0xe2>
- {
- status = HAL_ERROR;
- 800a51a: 2301 movs r3, #1
- 800a51c: 73fb strb r3, [r7, #15]
- }
- break;
- 800a51e: e01c b.n 800a55a <DMA_CheckFifoParam+0xe2>
- }
- /* Memory Data size equal to Word */
- else
- {
- switch (hdma->Init.FIFOThreshold)
- 800a520: 687b ldr r3, [r7, #4]
- 800a522: 6a9b ldr r3, [r3, #40] @ 0x28
- 800a524: 2b02 cmp r3, #2
- 800a526: d902 bls.n 800a52e <DMA_CheckFifoParam+0xb6>
- 800a528: 2b03 cmp r3, #3
- 800a52a: d003 beq.n 800a534 <DMA_CheckFifoParam+0xbc>
- status = HAL_ERROR;
- }
- break;
- default:
- break;
- 800a52c: e018 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- status = HAL_ERROR;
- 800a52e: 2301 movs r3, #1
- 800a530: 73fb strb r3, [r7, #15]
- break;
- 800a532: e015 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
- 800a534: 687b ldr r3, [r7, #4]
- 800a536: 6adb ldr r3, [r3, #44] @ 0x2c
- 800a538: f003 7380 and.w r3, r3, #16777216 @ 0x1000000
- 800a53c: 2b00 cmp r3, #0
- 800a53e: d00e beq.n 800a55e <DMA_CheckFifoParam+0xe6>
- status = HAL_ERROR;
- 800a540: 2301 movs r3, #1
- 800a542: 73fb strb r3, [r7, #15]
- break;
- 800a544: e00b b.n 800a55e <DMA_CheckFifoParam+0xe6>
- break;
- 800a546: bf00 nop
- 800a548: e00a b.n 800a560 <DMA_CheckFifoParam+0xe8>
- break;
- 800a54a: bf00 nop
- 800a54c: e008 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- break;
- 800a54e: bf00 nop
- 800a550: e006 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- break;
- 800a552: bf00 nop
- 800a554: e004 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- break;
- 800a556: bf00 nop
- 800a558: e002 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- break;
- 800a55a: bf00 nop
- 800a55c: e000 b.n 800a560 <DMA_CheckFifoParam+0xe8>
- break;
- 800a55e: bf00 nop
- }
- }
- return status;
- 800a560: 7bfb ldrb r3, [r7, #15]
- }
- 800a562: 4618 mov r0, r3
- 800a564: 3714 adds r7, #20
- 800a566: 46bd mov sp, r7
- 800a568: f85d 7b04 ldr.w r7, [sp], #4
- 800a56c: 4770 bx lr
- 800a56e: bf00 nop
- 0800a570 <DMA_CalcDMAMUXChannelBaseAndMask>:
- * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
- * the configuration information for the specified DMA Stream.
- * @retval HAL status
- */
- static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
- {
- 800a570: b480 push {r7}
- 800a572: b085 sub sp, #20
- 800a574: af00 add r7, sp, #0
- 800a576: 6078 str r0, [r7, #4]
- uint32_t stream_number;
- uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
- 800a578: 687b ldr r3, [r7, #4]
- 800a57a: 681b ldr r3, [r3, #0]
- 800a57c: 60bb str r3, [r7, #8]
- if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
- 800a57e: 687b ldr r3, [r7, #4]
- 800a580: 681b ldr r3, [r3, #0]
- 800a582: 4a38 ldr r2, [pc, #224] @ (800a664 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
- 800a584: 4293 cmp r3, r2
- 800a586: d022 beq.n 800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
- 800a588: 687b ldr r3, [r7, #4]
- 800a58a: 681b ldr r3, [r3, #0]
- 800a58c: 4a36 ldr r2, [pc, #216] @ (800a668 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
- 800a58e: 4293 cmp r3, r2
- 800a590: d01d beq.n 800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
- 800a592: 687b ldr r3, [r7, #4]
- 800a594: 681b ldr r3, [r3, #0]
- 800a596: 4a35 ldr r2, [pc, #212] @ (800a66c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
- 800a598: 4293 cmp r3, r2
- 800a59a: d018 beq.n 800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
- 800a59c: 687b ldr r3, [r7, #4]
- 800a59e: 681b ldr r3, [r3, #0]
- 800a5a0: 4a33 ldr r2, [pc, #204] @ (800a670 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
- 800a5a2: 4293 cmp r3, r2
- 800a5a4: d013 beq.n 800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
- 800a5a6: 687b ldr r3, [r7, #4]
- 800a5a8: 681b ldr r3, [r3, #0]
- 800a5aa: 4a32 ldr r2, [pc, #200] @ (800a674 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
- 800a5ac: 4293 cmp r3, r2
- 800a5ae: d00e beq.n 800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
- 800a5b0: 687b ldr r3, [r7, #4]
- 800a5b2: 681b ldr r3, [r3, #0]
- 800a5b4: 4a30 ldr r2, [pc, #192] @ (800a678 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
- 800a5b6: 4293 cmp r3, r2
- 800a5b8: d009 beq.n 800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
- 800a5ba: 687b ldr r3, [r7, #4]
- 800a5bc: 681b ldr r3, [r3, #0]
- 800a5be: 4a2f ldr r2, [pc, #188] @ (800a67c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
- 800a5c0: 4293 cmp r3, r2
- 800a5c2: d004 beq.n 800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
- 800a5c4: 687b ldr r3, [r7, #4]
- 800a5c6: 681b ldr r3, [r3, #0]
- 800a5c8: 4a2d ldr r2, [pc, #180] @ (800a680 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
- 800a5ca: 4293 cmp r3, r2
- 800a5cc: d101 bne.n 800a5d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
- 800a5ce: 2301 movs r3, #1
- 800a5d0: e000 b.n 800a5d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
- 800a5d2: 2300 movs r3, #0
- 800a5d4: 2b00 cmp r3, #0
- 800a5d6: d01a beq.n 800a60e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
- {
- /* BDMA Channels are connected to DMAMUX2 channels */
- stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
- 800a5d8: 687b ldr r3, [r7, #4]
- 800a5da: 681b ldr r3, [r3, #0]
- 800a5dc: b2db uxtb r3, r3
- 800a5de: 3b08 subs r3, #8
- 800a5e0: 4a28 ldr r2, [pc, #160] @ (800a684 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
- 800a5e2: fba2 2303 umull r2, r3, r2, r3
- 800a5e6: 091b lsrs r3, r3, #4
- 800a5e8: 60fb str r3, [r7, #12]
- hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
- 800a5ea: 68fa ldr r2, [r7, #12]
- 800a5ec: 4b26 ldr r3, [pc, #152] @ (800a688 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
- 800a5ee: 4413 add r3, r2
- 800a5f0: 009b lsls r3, r3, #2
- 800a5f2: 461a mov r2, r3
- 800a5f4: 687b ldr r3, [r7, #4]
- 800a5f6: 661a str r2, [r3, #96] @ 0x60
- hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
- 800a5f8: 687b ldr r3, [r7, #4]
- 800a5fa: 4a24 ldr r2, [pc, #144] @ (800a68c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
- 800a5fc: 665a str r2, [r3, #100] @ 0x64
- hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
- 800a5fe: 68fb ldr r3, [r7, #12]
- 800a600: f003 031f and.w r3, r3, #31
- 800a604: 2201 movs r2, #1
- 800a606: 409a lsls r2, r3
- 800a608: 687b ldr r3, [r7, #4]
- 800a60a: 669a str r2, [r3, #104] @ 0x68
- }
- hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
- hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
- hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
- }
- }
- 800a60c: e024 b.n 800a658 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
- stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
- 800a60e: 687b ldr r3, [r7, #4]
- 800a610: 681b ldr r3, [r3, #0]
- 800a612: b2db uxtb r3, r3
- 800a614: 3b10 subs r3, #16
- 800a616: 4a1e ldr r2, [pc, #120] @ (800a690 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
- 800a618: fba2 2303 umull r2, r3, r2, r3
- 800a61c: 091b lsrs r3, r3, #4
- 800a61e: 60fb str r3, [r7, #12]
- if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
- 800a620: 68bb ldr r3, [r7, #8]
- 800a622: 4a1c ldr r2, [pc, #112] @ (800a694 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
- 800a624: 4293 cmp r3, r2
- 800a626: d806 bhi.n 800a636 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
- 800a628: 68bb ldr r3, [r7, #8]
- 800a62a: 4a1b ldr r2, [pc, #108] @ (800a698 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
- 800a62c: 4293 cmp r3, r2
- 800a62e: d902 bls.n 800a636 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
- stream_number += 8U;
- 800a630: 68fb ldr r3, [r7, #12]
- 800a632: 3308 adds r3, #8
- 800a634: 60fb str r3, [r7, #12]
- hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
- 800a636: 68fa ldr r2, [r7, #12]
- 800a638: 4b18 ldr r3, [pc, #96] @ (800a69c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
- 800a63a: 4413 add r3, r2
- 800a63c: 009b lsls r3, r3, #2
- 800a63e: 461a mov r2, r3
- 800a640: 687b ldr r3, [r7, #4]
- 800a642: 661a str r2, [r3, #96] @ 0x60
- hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
- 800a644: 687b ldr r3, [r7, #4]
- 800a646: 4a16 ldr r2, [pc, #88] @ (800a6a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
- 800a648: 665a str r2, [r3, #100] @ 0x64
- hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
- 800a64a: 68fb ldr r3, [r7, #12]
- 800a64c: f003 031f and.w r3, r3, #31
- 800a650: 2201 movs r2, #1
- 800a652: 409a lsls r2, r3
- 800a654: 687b ldr r3, [r7, #4]
- 800a656: 669a str r2, [r3, #104] @ 0x68
- }
- 800a658: bf00 nop
- 800a65a: 3714 adds r7, #20
- 800a65c: 46bd mov sp, r7
- 800a65e: f85d 7b04 ldr.w r7, [sp], #4
- 800a662: 4770 bx lr
- 800a664: 58025408 .word 0x58025408
- 800a668: 5802541c .word 0x5802541c
- 800a66c: 58025430 .word 0x58025430
- 800a670: 58025444 .word 0x58025444
- 800a674: 58025458 .word 0x58025458
- 800a678: 5802546c .word 0x5802546c
- 800a67c: 58025480 .word 0x58025480
- 800a680: 58025494 .word 0x58025494
- 800a684: cccccccd .word 0xcccccccd
- 800a688: 16009600 .word 0x16009600
- 800a68c: 58025880 .word 0x58025880
- 800a690: aaaaaaab .word 0xaaaaaaab
- 800a694: 400204b8 .word 0x400204b8
- 800a698: 4002040f .word 0x4002040f
- 800a69c: 10008200 .word 0x10008200
- 800a6a0: 40020880 .word 0x40020880
- 0800a6a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
- * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
- * the configuration information for the specified DMA Stream.
- * @retval HAL status
- */
- static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
- {
- 800a6a4: b480 push {r7}
- 800a6a6: b085 sub sp, #20
- 800a6a8: af00 add r7, sp, #0
- 800a6aa: 6078 str r0, [r7, #4]
- uint32_t request = hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
- 800a6ac: 687b ldr r3, [r7, #4]
- 800a6ae: 685b ldr r3, [r3, #4]
- 800a6b0: b2db uxtb r3, r3
- 800a6b2: 60fb str r3, [r7, #12]
- if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
- 800a6b4: 68fb ldr r3, [r7, #12]
- 800a6b6: 2b00 cmp r3, #0
- 800a6b8: d04a beq.n 800a750 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
- 800a6ba: 68fb ldr r3, [r7, #12]
- 800a6bc: 2b08 cmp r3, #8
- 800a6be: d847 bhi.n 800a750 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
- {
- if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
- 800a6c0: 687b ldr r3, [r7, #4]
- 800a6c2: 681b ldr r3, [r3, #0]
- 800a6c4: 4a25 ldr r2, [pc, #148] @ (800a75c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
- 800a6c6: 4293 cmp r3, r2
- 800a6c8: d022 beq.n 800a710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
- 800a6ca: 687b ldr r3, [r7, #4]
- 800a6cc: 681b ldr r3, [r3, #0]
- 800a6ce: 4a24 ldr r2, [pc, #144] @ (800a760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
- 800a6d0: 4293 cmp r3, r2
- 800a6d2: d01d beq.n 800a710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
- 800a6d4: 687b ldr r3, [r7, #4]
- 800a6d6: 681b ldr r3, [r3, #0]
- 800a6d8: 4a22 ldr r2, [pc, #136] @ (800a764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
- 800a6da: 4293 cmp r3, r2
- 800a6dc: d018 beq.n 800a710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
- 800a6de: 687b ldr r3, [r7, #4]
- 800a6e0: 681b ldr r3, [r3, #0]
- 800a6e2: 4a21 ldr r2, [pc, #132] @ (800a768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
- 800a6e4: 4293 cmp r3, r2
- 800a6e6: d013 beq.n 800a710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
- 800a6e8: 687b ldr r3, [r7, #4]
- 800a6ea: 681b ldr r3, [r3, #0]
- 800a6ec: 4a1f ldr r2, [pc, #124] @ (800a76c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
- 800a6ee: 4293 cmp r3, r2
- 800a6f0: d00e beq.n 800a710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
- 800a6f2: 687b ldr r3, [r7, #4]
- 800a6f4: 681b ldr r3, [r3, #0]
- 800a6f6: 4a1e ldr r2, [pc, #120] @ (800a770 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
- 800a6f8: 4293 cmp r3, r2
- 800a6fa: d009 beq.n 800a710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
- 800a6fc: 687b ldr r3, [r7, #4]
- 800a6fe: 681b ldr r3, [r3, #0]
- 800a700: 4a1c ldr r2, [pc, #112] @ (800a774 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
- 800a702: 4293 cmp r3, r2
- 800a704: d004 beq.n 800a710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
- 800a706: 687b ldr r3, [r7, #4]
- 800a708: 681b ldr r3, [r3, #0]
- 800a70a: 4a1b ldr r2, [pc, #108] @ (800a778 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
- 800a70c: 4293 cmp r3, r2
- 800a70e: d101 bne.n 800a714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
- 800a710: 2301 movs r3, #1
- 800a712: e000 b.n 800a716 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
- 800a714: 2300 movs r3, #0
- 800a716: 2b00 cmp r3, #0
- 800a718: d00a beq.n 800a730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
- {
- /* BDMA Channels are connected to DMAMUX2 request generator blocks */
- hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
- 800a71a: 68fa ldr r2, [r7, #12]
- 800a71c: 4b17 ldr r3, [pc, #92] @ (800a77c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
- 800a71e: 4413 add r3, r2
- 800a720: 009b lsls r3, r3, #2
- 800a722: 461a mov r2, r3
- 800a724: 687b ldr r3, [r7, #4]
- 800a726: 66da str r2, [r3, #108] @ 0x6c
- hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
- 800a728: 687b ldr r3, [r7, #4]
- 800a72a: 4a15 ldr r2, [pc, #84] @ (800a780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
- 800a72c: 671a str r2, [r3, #112] @ 0x70
- 800a72e: e009 b.n 800a744 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
- }
- else
- {
- /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
- hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
- 800a730: 68fa ldr r2, [r7, #12]
- 800a732: 4b14 ldr r3, [pc, #80] @ (800a784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
- 800a734: 4413 add r3, r2
- 800a736: 009b lsls r3, r3, #2
- 800a738: 461a mov r2, r3
- 800a73a: 687b ldr r3, [r7, #4]
- 800a73c: 66da str r2, [r3, #108] @ 0x6c
- hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
- 800a73e: 687b ldr r3, [r7, #4]
- 800a740: 4a11 ldr r2, [pc, #68] @ (800a788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
- 800a742: 671a str r2, [r3, #112] @ 0x70
- }
- hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
- 800a744: 68fb ldr r3, [r7, #12]
- 800a746: 3b01 subs r3, #1
- 800a748: 2201 movs r2, #1
- 800a74a: 409a lsls r2, r3
- 800a74c: 687b ldr r3, [r7, #4]
- 800a74e: 675a str r2, [r3, #116] @ 0x74
- }
- }
- 800a750: bf00 nop
- 800a752: 3714 adds r7, #20
- 800a754: 46bd mov sp, r7
- 800a756: f85d 7b04 ldr.w r7, [sp], #4
- 800a75a: 4770 bx lr
- 800a75c: 58025408 .word 0x58025408
- 800a760: 5802541c .word 0x5802541c
- 800a764: 58025430 .word 0x58025430
- 800a768: 58025444 .word 0x58025444
- 800a76c: 58025458 .word 0x58025458
- 800a770: 5802546c .word 0x5802546c
- 800a774: 58025480 .word 0x58025480
- 800a778: 58025494 .word 0x58025494
- 800a77c: 1600963f .word 0x1600963f
- 800a780: 58025940 .word 0x58025940
- 800a784: 1000823f .word 0x1000823f
- 800a788: 40020940 .word 0x40020940
- 0800a78c <HAL_GPIO_Init>:
- * @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
- * the configuration information for the specified GPIO peripheral.
- * @retval None
- */
- void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
- {
- 800a78c: b480 push {r7}
- 800a78e: b089 sub sp, #36 @ 0x24
- 800a790: af00 add r7, sp, #0
- 800a792: 6078 str r0, [r7, #4]
- 800a794: 6039 str r1, [r7, #0]
- uint32_t position = 0x00U;
- 800a796: 2300 movs r3, #0
- 800a798: 61fb str r3, [r7, #28]
- EXTI_Core_TypeDef *EXTI_CurrentCPU;
- #if defined(DUAL_CORE) && defined(CORE_CM4)
- EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
- #else
- EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
- 800a79a: 4b89 ldr r3, [pc, #548] @ (800a9c0 <HAL_GPIO_Init+0x234>)
- 800a79c: 617b str r3, [r7, #20]
- assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
- assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
- assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
- /* Configure the port pins */
- while (((GPIO_Init->Pin) >> position) != 0x00U)
- 800a79e: e194 b.n 800aaca <HAL_GPIO_Init+0x33e>
- {
- /* Get current io position */
- iocurrent = (GPIO_Init->Pin) & (1UL << position);
- 800a7a0: 683b ldr r3, [r7, #0]
- 800a7a2: 681a ldr r2, [r3, #0]
- 800a7a4: 2101 movs r1, #1
- 800a7a6: 69fb ldr r3, [r7, #28]
- 800a7a8: fa01 f303 lsl.w r3, r1, r3
- 800a7ac: 4013 ands r3, r2
- 800a7ae: 613b str r3, [r7, #16]
- if (iocurrent != 0x00U)
- 800a7b0: 693b ldr r3, [r7, #16]
- 800a7b2: 2b00 cmp r3, #0
- 800a7b4: f000 8186 beq.w 800aac4 <HAL_GPIO_Init+0x338>
- {
- /*--------------------- GPIO Mode Configuration ------------------------*/
- /* In case of Output or Alternate function mode selection */
- if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
- 800a7b8: 683b ldr r3, [r7, #0]
- 800a7ba: 685b ldr r3, [r3, #4]
- 800a7bc: f003 0303 and.w r3, r3, #3
- 800a7c0: 2b01 cmp r3, #1
- 800a7c2: d005 beq.n 800a7d0 <HAL_GPIO_Init+0x44>
- 800a7c4: 683b ldr r3, [r7, #0]
- 800a7c6: 685b ldr r3, [r3, #4]
- 800a7c8: f003 0303 and.w r3, r3, #3
- 800a7cc: 2b02 cmp r3, #2
- 800a7ce: d130 bne.n 800a832 <HAL_GPIO_Init+0xa6>
- {
- /* Check the Speed parameter */
- assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
- /* Configure the IO Speed */
- temp = GPIOx->OSPEEDR;
- 800a7d0: 687b ldr r3, [r7, #4]
- 800a7d2: 689b ldr r3, [r3, #8]
- 800a7d4: 61bb str r3, [r7, #24]
- temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
- 800a7d6: 69fb ldr r3, [r7, #28]
- 800a7d8: 005b lsls r3, r3, #1
- 800a7da: 2203 movs r2, #3
- 800a7dc: fa02 f303 lsl.w r3, r2, r3
- 800a7e0: 43db mvns r3, r3
- 800a7e2: 69ba ldr r2, [r7, #24]
- 800a7e4: 4013 ands r3, r2
- 800a7e6: 61bb str r3, [r7, #24]
- temp |= (GPIO_Init->Speed << (position * 2U));
- 800a7e8: 683b ldr r3, [r7, #0]
- 800a7ea: 68da ldr r2, [r3, #12]
- 800a7ec: 69fb ldr r3, [r7, #28]
- 800a7ee: 005b lsls r3, r3, #1
- 800a7f0: fa02 f303 lsl.w r3, r2, r3
- 800a7f4: 69ba ldr r2, [r7, #24]
- 800a7f6: 4313 orrs r3, r2
- 800a7f8: 61bb str r3, [r7, #24]
- GPIOx->OSPEEDR = temp;
- 800a7fa: 687b ldr r3, [r7, #4]
- 800a7fc: 69ba ldr r2, [r7, #24]
- 800a7fe: 609a str r2, [r3, #8]
- /* Configure the IO Output Type */
- temp = GPIOx->OTYPER;
- 800a800: 687b ldr r3, [r7, #4]
- 800a802: 685b ldr r3, [r3, #4]
- 800a804: 61bb str r3, [r7, #24]
- temp &= ~(GPIO_OTYPER_OT0 << position) ;
- 800a806: 2201 movs r2, #1
- 800a808: 69fb ldr r3, [r7, #28]
- 800a80a: fa02 f303 lsl.w r3, r2, r3
- 800a80e: 43db mvns r3, r3
- 800a810: 69ba ldr r2, [r7, #24]
- 800a812: 4013 ands r3, r2
- 800a814: 61bb str r3, [r7, #24]
- temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
- 800a816: 683b ldr r3, [r7, #0]
- 800a818: 685b ldr r3, [r3, #4]
- 800a81a: 091b lsrs r3, r3, #4
- 800a81c: f003 0201 and.w r2, r3, #1
- 800a820: 69fb ldr r3, [r7, #28]
- 800a822: fa02 f303 lsl.w r3, r2, r3
- 800a826: 69ba ldr r2, [r7, #24]
- 800a828: 4313 orrs r3, r2
- 800a82a: 61bb str r3, [r7, #24]
- GPIOx->OTYPER = temp;
- 800a82c: 687b ldr r3, [r7, #4]
- 800a82e: 69ba ldr r2, [r7, #24]
- 800a830: 605a str r2, [r3, #4]
- }
- if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
- 800a832: 683b ldr r3, [r7, #0]
- 800a834: 685b ldr r3, [r3, #4]
- 800a836: f003 0303 and.w r3, r3, #3
- 800a83a: 2b03 cmp r3, #3
- 800a83c: d017 beq.n 800a86e <HAL_GPIO_Init+0xe2>
- {
- /* Check the Pull parameter */
- assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
- /* Activate the Pull-up or Pull down resistor for the current IO */
- temp = GPIOx->PUPDR;
- 800a83e: 687b ldr r3, [r7, #4]
- 800a840: 68db ldr r3, [r3, #12]
- 800a842: 61bb str r3, [r7, #24]
- temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
- 800a844: 69fb ldr r3, [r7, #28]
- 800a846: 005b lsls r3, r3, #1
- 800a848: 2203 movs r2, #3
- 800a84a: fa02 f303 lsl.w r3, r2, r3
- 800a84e: 43db mvns r3, r3
- 800a850: 69ba ldr r2, [r7, #24]
- 800a852: 4013 ands r3, r2
- 800a854: 61bb str r3, [r7, #24]
- temp |= ((GPIO_Init->Pull) << (position * 2U));
- 800a856: 683b ldr r3, [r7, #0]
- 800a858: 689a ldr r2, [r3, #8]
- 800a85a: 69fb ldr r3, [r7, #28]
- 800a85c: 005b lsls r3, r3, #1
- 800a85e: fa02 f303 lsl.w r3, r2, r3
- 800a862: 69ba ldr r2, [r7, #24]
- 800a864: 4313 orrs r3, r2
- 800a866: 61bb str r3, [r7, #24]
- GPIOx->PUPDR = temp;
- 800a868: 687b ldr r3, [r7, #4]
- 800a86a: 69ba ldr r2, [r7, #24]
- 800a86c: 60da str r2, [r3, #12]
- }
- /* In case of Alternate function mode selection */
- if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
- 800a86e: 683b ldr r3, [r7, #0]
- 800a870: 685b ldr r3, [r3, #4]
- 800a872: f003 0303 and.w r3, r3, #3
- 800a876: 2b02 cmp r3, #2
- 800a878: d123 bne.n 800a8c2 <HAL_GPIO_Init+0x136>
- /* Check the Alternate function parameters */
- assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
- assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
- /* Configure Alternate function mapped with the current IO */
- temp = GPIOx->AFR[position >> 3U];
- 800a87a: 69fb ldr r3, [r7, #28]
- 800a87c: 08da lsrs r2, r3, #3
- 800a87e: 687b ldr r3, [r7, #4]
- 800a880: 3208 adds r2, #8
- 800a882: f853 3022 ldr.w r3, [r3, r2, lsl #2]
- 800a886: 61bb str r3, [r7, #24]
- temp &= ~(0xFU << ((position & 0x07U) * 4U));
- 800a888: 69fb ldr r3, [r7, #28]
- 800a88a: f003 0307 and.w r3, r3, #7
- 800a88e: 009b lsls r3, r3, #2
- 800a890: 220f movs r2, #15
- 800a892: fa02 f303 lsl.w r3, r2, r3
- 800a896: 43db mvns r3, r3
- 800a898: 69ba ldr r2, [r7, #24]
- 800a89a: 4013 ands r3, r2
- 800a89c: 61bb str r3, [r7, #24]
- temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
- 800a89e: 683b ldr r3, [r7, #0]
- 800a8a0: 691a ldr r2, [r3, #16]
- 800a8a2: 69fb ldr r3, [r7, #28]
- 800a8a4: f003 0307 and.w r3, r3, #7
- 800a8a8: 009b lsls r3, r3, #2
- 800a8aa: fa02 f303 lsl.w r3, r2, r3
- 800a8ae: 69ba ldr r2, [r7, #24]
- 800a8b0: 4313 orrs r3, r2
- 800a8b2: 61bb str r3, [r7, #24]
- GPIOx->AFR[position >> 3U] = temp;
- 800a8b4: 69fb ldr r3, [r7, #28]
- 800a8b6: 08da lsrs r2, r3, #3
- 800a8b8: 687b ldr r3, [r7, #4]
- 800a8ba: 3208 adds r2, #8
- 800a8bc: 69b9 ldr r1, [r7, #24]
- 800a8be: f843 1022 str.w r1, [r3, r2, lsl #2]
- }
- /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
- temp = GPIOx->MODER;
- 800a8c2: 687b ldr r3, [r7, #4]
- 800a8c4: 681b ldr r3, [r3, #0]
- 800a8c6: 61bb str r3, [r7, #24]
- temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
- 800a8c8: 69fb ldr r3, [r7, #28]
- 800a8ca: 005b lsls r3, r3, #1
- 800a8cc: 2203 movs r2, #3
- 800a8ce: fa02 f303 lsl.w r3, r2, r3
- 800a8d2: 43db mvns r3, r3
- 800a8d4: 69ba ldr r2, [r7, #24]
- 800a8d6: 4013 ands r3, r2
- 800a8d8: 61bb str r3, [r7, #24]
- temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
- 800a8da: 683b ldr r3, [r7, #0]
- 800a8dc: 685b ldr r3, [r3, #4]
- 800a8de: f003 0203 and.w r2, r3, #3
- 800a8e2: 69fb ldr r3, [r7, #28]
- 800a8e4: 005b lsls r3, r3, #1
- 800a8e6: fa02 f303 lsl.w r3, r2, r3
- 800a8ea: 69ba ldr r2, [r7, #24]
- 800a8ec: 4313 orrs r3, r2
- 800a8ee: 61bb str r3, [r7, #24]
- GPIOx->MODER = temp;
- 800a8f0: 687b ldr r3, [r7, #4]
- 800a8f2: 69ba ldr r2, [r7, #24]
- 800a8f4: 601a str r2, [r3, #0]
- /*--------------------- EXTI Mode Configuration ------------------------*/
- /* Configure the External Interrupt or event for the current IO */
- if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
- 800a8f6: 683b ldr r3, [r7, #0]
- 800a8f8: 685b ldr r3, [r3, #4]
- 800a8fa: f403 3340 and.w r3, r3, #196608 @ 0x30000
- 800a8fe: 2b00 cmp r3, #0
- 800a900: f000 80e0 beq.w 800aac4 <HAL_GPIO_Init+0x338>
- {
- /* Enable SYSCFG Clock */
- __HAL_RCC_SYSCFG_CLK_ENABLE();
- 800a904: 4b2f ldr r3, [pc, #188] @ (800a9c4 <HAL_GPIO_Init+0x238>)
- 800a906: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 800a90a: 4a2e ldr r2, [pc, #184] @ (800a9c4 <HAL_GPIO_Init+0x238>)
- 800a90c: f043 0302 orr.w r3, r3, #2
- 800a910: f8c2 30f4 str.w r3, [r2, #244] @ 0xf4
- 800a914: 4b2b ldr r3, [pc, #172] @ (800a9c4 <HAL_GPIO_Init+0x238>)
- 800a916: f8d3 30f4 ldr.w r3, [r3, #244] @ 0xf4
- 800a91a: f003 0302 and.w r3, r3, #2
- 800a91e: 60fb str r3, [r7, #12]
- 800a920: 68fb ldr r3, [r7, #12]
- temp = SYSCFG->EXTICR[position >> 2U];
- 800a922: 4a29 ldr r2, [pc, #164] @ (800a9c8 <HAL_GPIO_Init+0x23c>)
- 800a924: 69fb ldr r3, [r7, #28]
- 800a926: 089b lsrs r3, r3, #2
- 800a928: 3302 adds r3, #2
- 800a92a: f852 3023 ldr.w r3, [r2, r3, lsl #2]
- 800a92e: 61bb str r3, [r7, #24]
- temp &= ~(0x0FUL << (4U * (position & 0x03U)));
- 800a930: 69fb ldr r3, [r7, #28]
- 800a932: f003 0303 and.w r3, r3, #3
- 800a936: 009b lsls r3, r3, #2
- 800a938: 220f movs r2, #15
- 800a93a: fa02 f303 lsl.w r3, r2, r3
- 800a93e: 43db mvns r3, r3
- 800a940: 69ba ldr r2, [r7, #24]
- 800a942: 4013 ands r3, r2
- 800a944: 61bb str r3, [r7, #24]
- temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
- 800a946: 687b ldr r3, [r7, #4]
- 800a948: 4a20 ldr r2, [pc, #128] @ (800a9cc <HAL_GPIO_Init+0x240>)
- 800a94a: 4293 cmp r3, r2
- 800a94c: d052 beq.n 800a9f4 <HAL_GPIO_Init+0x268>
- 800a94e: 687b ldr r3, [r7, #4]
- 800a950: 4a1f ldr r2, [pc, #124] @ (800a9d0 <HAL_GPIO_Init+0x244>)
- 800a952: 4293 cmp r3, r2
- 800a954: d031 beq.n 800a9ba <HAL_GPIO_Init+0x22e>
- 800a956: 687b ldr r3, [r7, #4]
- 800a958: 4a1e ldr r2, [pc, #120] @ (800a9d4 <HAL_GPIO_Init+0x248>)
- 800a95a: 4293 cmp r3, r2
- 800a95c: d02b beq.n 800a9b6 <HAL_GPIO_Init+0x22a>
- 800a95e: 687b ldr r3, [r7, #4]
- 800a960: 4a1d ldr r2, [pc, #116] @ (800a9d8 <HAL_GPIO_Init+0x24c>)
- 800a962: 4293 cmp r3, r2
- 800a964: d025 beq.n 800a9b2 <HAL_GPIO_Init+0x226>
- 800a966: 687b ldr r3, [r7, #4]
- 800a968: 4a1c ldr r2, [pc, #112] @ (800a9dc <HAL_GPIO_Init+0x250>)
- 800a96a: 4293 cmp r3, r2
- 800a96c: d01f beq.n 800a9ae <HAL_GPIO_Init+0x222>
- 800a96e: 687b ldr r3, [r7, #4]
- 800a970: 4a1b ldr r2, [pc, #108] @ (800a9e0 <HAL_GPIO_Init+0x254>)
- 800a972: 4293 cmp r3, r2
- 800a974: d019 beq.n 800a9aa <HAL_GPIO_Init+0x21e>
- 800a976: 687b ldr r3, [r7, #4]
- 800a978: 4a1a ldr r2, [pc, #104] @ (800a9e4 <HAL_GPIO_Init+0x258>)
- 800a97a: 4293 cmp r3, r2
- 800a97c: d013 beq.n 800a9a6 <HAL_GPIO_Init+0x21a>
- 800a97e: 687b ldr r3, [r7, #4]
- 800a980: 4a19 ldr r2, [pc, #100] @ (800a9e8 <HAL_GPIO_Init+0x25c>)
- 800a982: 4293 cmp r3, r2
- 800a984: d00d beq.n 800a9a2 <HAL_GPIO_Init+0x216>
- 800a986: 687b ldr r3, [r7, #4]
- 800a988: 4a18 ldr r2, [pc, #96] @ (800a9ec <HAL_GPIO_Init+0x260>)
- 800a98a: 4293 cmp r3, r2
- 800a98c: d007 beq.n 800a99e <HAL_GPIO_Init+0x212>
- 800a98e: 687b ldr r3, [r7, #4]
- 800a990: 4a17 ldr r2, [pc, #92] @ (800a9f0 <HAL_GPIO_Init+0x264>)
- 800a992: 4293 cmp r3, r2
- 800a994: d101 bne.n 800a99a <HAL_GPIO_Init+0x20e>
- 800a996: 2309 movs r3, #9
- 800a998: e02d b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a99a: 230a movs r3, #10
- 800a99c: e02b b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a99e: 2308 movs r3, #8
- 800a9a0: e029 b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9a2: 2307 movs r3, #7
- 800a9a4: e027 b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9a6: 2306 movs r3, #6
- 800a9a8: e025 b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9aa: 2305 movs r3, #5
- 800a9ac: e023 b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9ae: 2304 movs r3, #4
- 800a9b0: e021 b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9b2: 2303 movs r3, #3
- 800a9b4: e01f b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9b6: 2302 movs r3, #2
- 800a9b8: e01d b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9ba: 2301 movs r3, #1
- 800a9bc: e01b b.n 800a9f6 <HAL_GPIO_Init+0x26a>
- 800a9be: bf00 nop
- 800a9c0: 58000080 .word 0x58000080
- 800a9c4: 58024400 .word 0x58024400
- 800a9c8: 58000400 .word 0x58000400
- 800a9cc: 58020000 .word 0x58020000
- 800a9d0: 58020400 .word 0x58020400
- 800a9d4: 58020800 .word 0x58020800
- 800a9d8: 58020c00 .word 0x58020c00
- 800a9dc: 58021000 .word 0x58021000
- 800a9e0: 58021400 .word 0x58021400
- 800a9e4: 58021800 .word 0x58021800
- 800a9e8: 58021c00 .word 0x58021c00
- 800a9ec: 58022000 .word 0x58022000
- 800a9f0: 58022400 .word 0x58022400
- 800a9f4: 2300 movs r3, #0
- 800a9f6: 69fa ldr r2, [r7, #28]
- 800a9f8: f002 0203 and.w r2, r2, #3
- 800a9fc: 0092 lsls r2, r2, #2
- 800a9fe: 4093 lsls r3, r2
- 800aa00: 69ba ldr r2, [r7, #24]
- 800aa02: 4313 orrs r3, r2
- 800aa04: 61bb str r3, [r7, #24]
- SYSCFG->EXTICR[position >> 2U] = temp;
- 800aa06: 4938 ldr r1, [pc, #224] @ (800aae8 <HAL_GPIO_Init+0x35c>)
- 800aa08: 69fb ldr r3, [r7, #28]
- 800aa0a: 089b lsrs r3, r3, #2
- 800aa0c: 3302 adds r3, #2
- 800aa0e: 69ba ldr r2, [r7, #24]
- 800aa10: f841 2023 str.w r2, [r1, r3, lsl #2]
- /* Clear Rising Falling edge configuration */
- temp = EXTI->RTSR1;
- 800aa14: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800aa18: 681b ldr r3, [r3, #0]
- 800aa1a: 61bb str r3, [r7, #24]
- temp &= ~(iocurrent);
- 800aa1c: 693b ldr r3, [r7, #16]
- 800aa1e: 43db mvns r3, r3
- 800aa20: 69ba ldr r2, [r7, #24]
- 800aa22: 4013 ands r3, r2
- 800aa24: 61bb str r3, [r7, #24]
- if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
- 800aa26: 683b ldr r3, [r7, #0]
- 800aa28: 685b ldr r3, [r3, #4]
- 800aa2a: f403 1380 and.w r3, r3, #1048576 @ 0x100000
- 800aa2e: 2b00 cmp r3, #0
- 800aa30: d003 beq.n 800aa3a <HAL_GPIO_Init+0x2ae>
- {
- temp |= iocurrent;
- 800aa32: 69ba ldr r2, [r7, #24]
- 800aa34: 693b ldr r3, [r7, #16]
- 800aa36: 4313 orrs r3, r2
- 800aa38: 61bb str r3, [r7, #24]
- }
- EXTI->RTSR1 = temp;
- 800aa3a: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800aa3e: 69bb ldr r3, [r7, #24]
- 800aa40: 6013 str r3, [r2, #0]
- temp = EXTI->FTSR1;
- 800aa42: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800aa46: 685b ldr r3, [r3, #4]
- 800aa48: 61bb str r3, [r7, #24]
- temp &= ~(iocurrent);
- 800aa4a: 693b ldr r3, [r7, #16]
- 800aa4c: 43db mvns r3, r3
- 800aa4e: 69ba ldr r2, [r7, #24]
- 800aa50: 4013 ands r3, r2
- 800aa52: 61bb str r3, [r7, #24]
- if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
- 800aa54: 683b ldr r3, [r7, #0]
- 800aa56: 685b ldr r3, [r3, #4]
- 800aa58: f403 1300 and.w r3, r3, #2097152 @ 0x200000
- 800aa5c: 2b00 cmp r3, #0
- 800aa5e: d003 beq.n 800aa68 <HAL_GPIO_Init+0x2dc>
- {
- temp |= iocurrent;
- 800aa60: 69ba ldr r2, [r7, #24]
- 800aa62: 693b ldr r3, [r7, #16]
- 800aa64: 4313 orrs r3, r2
- 800aa66: 61bb str r3, [r7, #24]
- }
- EXTI->FTSR1 = temp;
- 800aa68: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800aa6c: 69bb ldr r3, [r7, #24]
- 800aa6e: 6053 str r3, [r2, #4]
- temp = EXTI_CurrentCPU->EMR1;
- 800aa70: 697b ldr r3, [r7, #20]
- 800aa72: 685b ldr r3, [r3, #4]
- 800aa74: 61bb str r3, [r7, #24]
- temp &= ~(iocurrent);
- 800aa76: 693b ldr r3, [r7, #16]
- 800aa78: 43db mvns r3, r3
- 800aa7a: 69ba ldr r2, [r7, #24]
- 800aa7c: 4013 ands r3, r2
- 800aa7e: 61bb str r3, [r7, #24]
- if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
- 800aa80: 683b ldr r3, [r7, #0]
- 800aa82: 685b ldr r3, [r3, #4]
- 800aa84: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800aa88: 2b00 cmp r3, #0
- 800aa8a: d003 beq.n 800aa94 <HAL_GPIO_Init+0x308>
- {
- temp |= iocurrent;
- 800aa8c: 69ba ldr r2, [r7, #24]
- 800aa8e: 693b ldr r3, [r7, #16]
- 800aa90: 4313 orrs r3, r2
- 800aa92: 61bb str r3, [r7, #24]
- }
- EXTI_CurrentCPU->EMR1 = temp;
- 800aa94: 697b ldr r3, [r7, #20]
- 800aa96: 69ba ldr r2, [r7, #24]
- 800aa98: 605a str r2, [r3, #4]
- /* Clear EXTI line configuration */
- temp = EXTI_CurrentCPU->IMR1;
- 800aa9a: 697b ldr r3, [r7, #20]
- 800aa9c: 681b ldr r3, [r3, #0]
- 800aa9e: 61bb str r3, [r7, #24]
- temp &= ~(iocurrent);
- 800aaa0: 693b ldr r3, [r7, #16]
- 800aaa2: 43db mvns r3, r3
- 800aaa4: 69ba ldr r2, [r7, #24]
- 800aaa6: 4013 ands r3, r2
- 800aaa8: 61bb str r3, [r7, #24]
- if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
- 800aaaa: 683b ldr r3, [r7, #0]
- 800aaac: 685b ldr r3, [r3, #4]
- 800aaae: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 800aab2: 2b00 cmp r3, #0
- 800aab4: d003 beq.n 800aabe <HAL_GPIO_Init+0x332>
- {
- temp |= iocurrent;
- 800aab6: 69ba ldr r2, [r7, #24]
- 800aab8: 693b ldr r3, [r7, #16]
- 800aaba: 4313 orrs r3, r2
- 800aabc: 61bb str r3, [r7, #24]
- }
- EXTI_CurrentCPU->IMR1 = temp;
- 800aabe: 697b ldr r3, [r7, #20]
- 800aac0: 69ba ldr r2, [r7, #24]
- 800aac2: 601a str r2, [r3, #0]
- }
- }
- position++;
- 800aac4: 69fb ldr r3, [r7, #28]
- 800aac6: 3301 adds r3, #1
- 800aac8: 61fb str r3, [r7, #28]
- while (((GPIO_Init->Pin) >> position) != 0x00U)
- 800aaca: 683b ldr r3, [r7, #0]
- 800aacc: 681a ldr r2, [r3, #0]
- 800aace: 69fb ldr r3, [r7, #28]
- 800aad0: fa22 f303 lsr.w r3, r2, r3
- 800aad4: 2b00 cmp r3, #0
- 800aad6: f47f ae63 bne.w 800a7a0 <HAL_GPIO_Init+0x14>
- }
- }
- 800aada: bf00 nop
- 800aadc: bf00 nop
- 800aade: 3724 adds r7, #36 @ 0x24
- 800aae0: 46bd mov sp, r7
- 800aae2: f85d 7b04 ldr.w r7, [sp], #4
- 800aae6: 4770 bx lr
- 800aae8: 58000400 .word 0x58000400
- 0800aaec <HAL_GPIO_ReadPin>:
- * @param GPIO_Pin: specifies the port bit to read.
- * This parameter can be GPIO_PIN_x where x can be (0..15).
- * @retval The input port pin value.
- */
- GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
- {
- 800aaec: b480 push {r7}
- 800aaee: b085 sub sp, #20
- 800aaf0: af00 add r7, sp, #0
- 800aaf2: 6078 str r0, [r7, #4]
- 800aaf4: 460b mov r3, r1
- 800aaf6: 807b strh r3, [r7, #2]
- GPIO_PinState bitstatus;
- /* Check the parameters */
- assert_param(IS_GPIO_PIN(GPIO_Pin));
- if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
- 800aaf8: 687b ldr r3, [r7, #4]
- 800aafa: 691a ldr r2, [r3, #16]
- 800aafc: 887b ldrh r3, [r7, #2]
- 800aafe: 4013 ands r3, r2
- 800ab00: 2b00 cmp r3, #0
- 800ab02: d002 beq.n 800ab0a <HAL_GPIO_ReadPin+0x1e>
- {
- bitstatus = GPIO_PIN_SET;
- 800ab04: 2301 movs r3, #1
- 800ab06: 73fb strb r3, [r7, #15]
- 800ab08: e001 b.n 800ab0e <HAL_GPIO_ReadPin+0x22>
- }
- else
- {
- bitstatus = GPIO_PIN_RESET;
- 800ab0a: 2300 movs r3, #0
- 800ab0c: 73fb strb r3, [r7, #15]
- }
- return bitstatus;
- 800ab0e: 7bfb ldrb r3, [r7, #15]
- }
- 800ab10: 4618 mov r0, r3
- 800ab12: 3714 adds r7, #20
- 800ab14: 46bd mov sp, r7
- 800ab16: f85d 7b04 ldr.w r7, [sp], #4
- 800ab1a: 4770 bx lr
- 0800ab1c <HAL_GPIO_WritePin>:
- * @arg GPIO_PIN_RESET: to clear the port pin
- * @arg GPIO_PIN_SET: to set the port pin
- * @retval None
- */
- void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
- {
- 800ab1c: b480 push {r7}
- 800ab1e: b083 sub sp, #12
- 800ab20: af00 add r7, sp, #0
- 800ab22: 6078 str r0, [r7, #4]
- 800ab24: 460b mov r3, r1
- 800ab26: 807b strh r3, [r7, #2]
- 800ab28: 4613 mov r3, r2
- 800ab2a: 707b strb r3, [r7, #1]
- /* Check the parameters */
- assert_param(IS_GPIO_PIN(GPIO_Pin));
- assert_param(IS_GPIO_PIN_ACTION(PinState));
- if (PinState != GPIO_PIN_RESET)
- 800ab2c: 787b ldrb r3, [r7, #1]
- 800ab2e: 2b00 cmp r3, #0
- 800ab30: d003 beq.n 800ab3a <HAL_GPIO_WritePin+0x1e>
- {
- GPIOx->BSRR = GPIO_Pin;
- 800ab32: 887a ldrh r2, [r7, #2]
- 800ab34: 687b ldr r3, [r7, #4]
- 800ab36: 619a str r2, [r3, #24]
- }
- else
- {
- GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
- }
- }
- 800ab38: e003 b.n 800ab42 <HAL_GPIO_WritePin+0x26>
- GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
- 800ab3a: 887b ldrh r3, [r7, #2]
- 800ab3c: 041a lsls r2, r3, #16
- 800ab3e: 687b ldr r3, [r7, #4]
- 800ab40: 619a str r2, [r3, #24]
- }
- 800ab42: bf00 nop
- 800ab44: 370c adds r7, #12
- 800ab46: 46bd mov sp, r7
- 800ab48: f85d 7b04 ldr.w r7, [sp], #4
- 800ab4c: 4770 bx lr
- 0800ab4e <HAL_GPIO_TogglePin>:
- * @param GPIOx: Where x can be (A..K) to select the GPIO peripheral.
- * @param GPIO_Pin: Specifies the pins to be toggled.
- * @retval None
- */
- void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
- {
- 800ab4e: b480 push {r7}
- 800ab50: b085 sub sp, #20
- 800ab52: af00 add r7, sp, #0
- 800ab54: 6078 str r0, [r7, #4]
- 800ab56: 460b mov r3, r1
- 800ab58: 807b strh r3, [r7, #2]
- /* Check the parameters */
- assert_param(IS_GPIO_PIN(GPIO_Pin));
- /* get current Output Data Register value */
- odr = GPIOx->ODR;
- 800ab5a: 687b ldr r3, [r7, #4]
- 800ab5c: 695b ldr r3, [r3, #20]
- 800ab5e: 60fb str r3, [r7, #12]
- /* Set selected pins that were at low level, and reset ones that were high */
- GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
- 800ab60: 887a ldrh r2, [r7, #2]
- 800ab62: 68fb ldr r3, [r7, #12]
- 800ab64: 4013 ands r3, r2
- 800ab66: 041a lsls r2, r3, #16
- 800ab68: 68fb ldr r3, [r7, #12]
- 800ab6a: 43d9 mvns r1, r3
- 800ab6c: 887b ldrh r3, [r7, #2]
- 800ab6e: 400b ands r3, r1
- 800ab70: 431a orrs r2, r3
- 800ab72: 687b ldr r3, [r7, #4]
- 800ab74: 619a str r2, [r3, #24]
- }
- 800ab76: bf00 nop
- 800ab78: 3714 adds r7, #20
- 800ab7a: 46bd mov sp, r7
- 800ab7c: f85d 7b04 ldr.w r7, [sp], #4
- 800ab80: 4770 bx lr
- 0800ab82 <HAL_GPIO_EXTI_IRQHandler>:
- * @brief Handle EXTI interrupt request.
- * @param GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
- * @retval None
- */
- void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
- {
- 800ab82: b580 push {r7, lr}
- 800ab84: b082 sub sp, #8
- 800ab86: af00 add r7, sp, #0
- 800ab88: 4603 mov r3, r0
- 800ab8a: 80fb strh r3, [r7, #6]
- __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
- HAL_GPIO_EXTI_Callback(GPIO_Pin);
- }
- #else
- /* EXTI line interrupt detected */
- if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
- 800ab8c: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ab90: f8d3 2088 ldr.w r2, [r3, #136] @ 0x88
- 800ab94: 88fb ldrh r3, [r7, #6]
- 800ab96: 4013 ands r3, r2
- 800ab98: 2b00 cmp r3, #0
- 800ab9a: d008 beq.n 800abae <HAL_GPIO_EXTI_IRQHandler+0x2c>
- {
- __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
- 800ab9c: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800aba0: 88fb ldrh r3, [r7, #6]
- 800aba2: f8c2 3088 str.w r3, [r2, #136] @ 0x88
- HAL_GPIO_EXTI_Callback(GPIO_Pin);
- 800aba6: 88fb ldrh r3, [r7, #6]
- 800aba8: 4618 mov r0, r3
- 800abaa: f7f5 fd7f bl 80006ac <HAL_GPIO_EXTI_Callback>
- }
- #endif
- }
- 800abae: bf00 nop
- 800abb0: 3708 adds r7, #8
- 800abb2: 46bd mov sp, r7
- 800abb4: bd80 pop {r7, pc}
- ...
- 0800abb8 <HAL_PWR_ConfigPVD>:
- * driver. All combination are allowed: wake up only Cortex-M7, wake up
- * only Cortex-M4 or wake up Cortex-M7 and Cortex-M4.
- * @retval None.
- */
- void HAL_PWR_ConfigPVD (PWR_PVDTypeDef *sConfigPVD)
- {
- 800abb8: b480 push {r7}
- 800abba: b083 sub sp, #12
- 800abbc: af00 add r7, sp, #0
- 800abbe: 6078 str r0, [r7, #4]
- /* Check the PVD configuration parameter */
- if (sConfigPVD == NULL)
- 800abc0: 687b ldr r3, [r7, #4]
- 800abc2: 2b00 cmp r3, #0
- 800abc4: d069 beq.n 800ac9a <HAL_PWR_ConfigPVD+0xe2>
- /* Check the parameters */
- assert_param (IS_PWR_PVD_LEVEL (sConfigPVD->PVDLevel));
- assert_param (IS_PWR_PVD_MODE (sConfigPVD->Mode));
- /* Set PLS[7:5] bits according to PVDLevel value */
- MODIFY_REG (PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
- 800abc6: 4b38 ldr r3, [pc, #224] @ (800aca8 <HAL_PWR_ConfigPVD+0xf0>)
- 800abc8: 681b ldr r3, [r3, #0]
- 800abca: f023 02e0 bic.w r2, r3, #224 @ 0xe0
- 800abce: 687b ldr r3, [r7, #4]
- 800abd0: 681b ldr r3, [r3, #0]
- 800abd2: 4935 ldr r1, [pc, #212] @ (800aca8 <HAL_PWR_ConfigPVD+0xf0>)
- 800abd4: 4313 orrs r3, r2
- 800abd6: 600b str r3, [r1, #0]
- /* Clear previous config */
- #if !defined (DUAL_CORE)
- __HAL_PWR_PVD_EXTI_DISABLE_EVENT ();
- 800abd8: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800abdc: f8d3 3084 ldr.w r3, [r3, #132] @ 0x84
- 800abe0: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800abe4: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800abe8: f8c2 3084 str.w r3, [r2, #132] @ 0x84
- __HAL_PWR_PVD_EXTI_DISABLE_IT ();
- 800abec: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800abf0: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 800abf4: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800abf8: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800abfc: f8c2 3080 str.w r3, [r2, #128] @ 0x80
- #endif /* !defined (DUAL_CORE) */
- __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ();
- 800ac00: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ac04: 681b ldr r3, [r3, #0]
- 800ac06: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ac0a: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800ac0e: 6013 str r3, [r2, #0]
- __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE ();
- 800ac10: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ac14: 685b ldr r3, [r3, #4]
- 800ac16: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ac1a: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800ac1e: 6053 str r3, [r2, #4]
- #if !defined (DUAL_CORE)
- /* Interrupt mode configuration */
- if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
- 800ac20: 687b ldr r3, [r7, #4]
- 800ac22: 685b ldr r3, [r3, #4]
- 800ac24: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 800ac28: 2b00 cmp r3, #0
- 800ac2a: d009 beq.n 800ac40 <HAL_PWR_ConfigPVD+0x88>
- {
- __HAL_PWR_PVD_EXTI_ENABLE_IT ();
- 800ac2c: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ac30: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 800ac34: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ac38: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800ac3c: f8c2 3080 str.w r3, [r2, #128] @ 0x80
- }
- /* Event mode configuration */
- if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
- 800ac40: 687b ldr r3, [r7, #4]
- 800ac42: 685b ldr r3, [r3, #4]
- 800ac44: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800ac48: 2b00 cmp r3, #0
- 800ac4a: d009 beq.n 800ac60 <HAL_PWR_ConfigPVD+0xa8>
- {
- __HAL_PWR_PVD_EXTI_ENABLE_EVENT ();
- 800ac4c: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ac50: f8d3 3084 ldr.w r3, [r3, #132] @ 0x84
- 800ac54: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ac58: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800ac5c: f8c2 3084 str.w r3, [r2, #132] @ 0x84
- }
- #endif /* !defined (DUAL_CORE) */
- /* Rising edge configuration */
- if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
- 800ac60: 687b ldr r3, [r7, #4]
- 800ac62: 685b ldr r3, [r3, #4]
- 800ac64: f003 0301 and.w r3, r3, #1
- 800ac68: 2b00 cmp r3, #0
- 800ac6a: d007 beq.n 800ac7c <HAL_PWR_ConfigPVD+0xc4>
- {
- __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE ();
- 800ac6c: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ac70: 681b ldr r3, [r3, #0]
- 800ac72: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ac76: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800ac7a: 6013 str r3, [r2, #0]
- }
- /* Falling edge configuration */
- if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
- 800ac7c: 687b ldr r3, [r7, #4]
- 800ac7e: 685b ldr r3, [r3, #4]
- 800ac80: f003 0302 and.w r3, r3, #2
- 800ac84: 2b00 cmp r3, #0
- 800ac86: d009 beq.n 800ac9c <HAL_PWR_ConfigPVD+0xe4>
- {
- __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE ();
- 800ac88: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ac8c: 685b ldr r3, [r3, #4]
- 800ac8e: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ac92: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800ac96: 6053 str r3, [r2, #4]
- 800ac98: e000 b.n 800ac9c <HAL_PWR_ConfigPVD+0xe4>
- return;
- 800ac9a: bf00 nop
- }
- }
- 800ac9c: 370c adds r7, #12
- 800ac9e: 46bd mov sp, r7
- 800aca0: f85d 7b04 ldr.w r7, [sp], #4
- 800aca4: 4770 bx lr
- 800aca6: bf00 nop
- 800aca8: 58024800 .word 0x58024800
- 0800acac <HAL_PWR_EnablePVD>:
- /**
- * @brief Enable the Programmable Voltage Detector (PVD).
- * @retval None.
- */
- void HAL_PWR_EnablePVD (void)
- {
- 800acac: b480 push {r7}
- 800acae: af00 add r7, sp, #0
- /* Enable the power voltage detector */
- SET_BIT (PWR->CR1, PWR_CR1_PVDEN);
- 800acb0: 4b05 ldr r3, [pc, #20] @ (800acc8 <HAL_PWR_EnablePVD+0x1c>)
- 800acb2: 681b ldr r3, [r3, #0]
- 800acb4: 4a04 ldr r2, [pc, #16] @ (800acc8 <HAL_PWR_EnablePVD+0x1c>)
- 800acb6: f043 0310 orr.w r3, r3, #16
- 800acba: 6013 str r3, [r2, #0]
- }
- 800acbc: bf00 nop
- 800acbe: 46bd mov sp, r7
- 800acc0: f85d 7b04 ldr.w r7, [sp], #4
- 800acc4: 4770 bx lr
- 800acc6: bf00 nop
- 800acc8: 58024800 .word 0x58024800
- 0800accc <HAL_PWREx_ConfigSupply>:
- * PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
- * regulator.
- * @retval HAL status.
- */
- HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
- {
- 800accc: b580 push {r7, lr}
- 800acce: b084 sub sp, #16
- 800acd0: af00 add r7, sp, #0
- 800acd2: 6078 str r0, [r7, #4]
- /* Check the parameters */
- assert_param (IS_PWR_SUPPLY (SupplySource));
- /* Check if supply source was configured */
- #if defined (PWR_FLAG_SCUEN)
- if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
- 800acd4: 4b19 ldr r3, [pc, #100] @ (800ad3c <HAL_PWREx_ConfigSupply+0x70>)
- 800acd6: 68db ldr r3, [r3, #12]
- 800acd8: f003 0304 and.w r3, r3, #4
- 800acdc: 2b04 cmp r3, #4
- 800acde: d00a beq.n 800acf6 <HAL_PWREx_ConfigSupply+0x2a>
- #else
- if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
- #endif /* defined (PWR_FLAG_SCUEN) */
- {
- /* Check supply configuration */
- if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
- 800ace0: 4b16 ldr r3, [pc, #88] @ (800ad3c <HAL_PWREx_ConfigSupply+0x70>)
- 800ace2: 68db ldr r3, [r3, #12]
- 800ace4: f003 0307 and.w r3, r3, #7
- 800ace8: 687a ldr r2, [r7, #4]
- 800acea: 429a cmp r2, r3
- 800acec: d001 beq.n 800acf2 <HAL_PWREx_ConfigSupply+0x26>
- {
- /* Supply configuration update locked, can't apply a new supply config */
- return HAL_ERROR;
- 800acee: 2301 movs r3, #1
- 800acf0: e01f b.n 800ad32 <HAL_PWREx_ConfigSupply+0x66>
- else
- {
- /* Supply configuration update locked, but new supply configuration
- matches with old supply configuration : nothing to do
- */
- return HAL_OK;
- 800acf2: 2300 movs r3, #0
- 800acf4: e01d b.n 800ad32 <HAL_PWREx_ConfigSupply+0x66>
- }
- }
- /* Set the power supply configuration */
- MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
- 800acf6: 4b11 ldr r3, [pc, #68] @ (800ad3c <HAL_PWREx_ConfigSupply+0x70>)
- 800acf8: 68db ldr r3, [r3, #12]
- 800acfa: f023 0207 bic.w r2, r3, #7
- 800acfe: 490f ldr r1, [pc, #60] @ (800ad3c <HAL_PWREx_ConfigSupply+0x70>)
- 800ad00: 687b ldr r3, [r7, #4]
- 800ad02: 4313 orrs r3, r2
- 800ad04: 60cb str r3, [r1, #12]
- /* Get tick */
- tickstart = HAL_GetTick ();
- 800ad06: f7fa fb69 bl 80053dc <HAL_GetTick>
- 800ad0a: 60f8 str r0, [r7, #12]
- /* Wait till voltage level flag is set */
- while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
- 800ad0c: e009 b.n 800ad22 <HAL_PWREx_ConfigSupply+0x56>
- {
- if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
- 800ad0e: f7fa fb65 bl 80053dc <HAL_GetTick>
- 800ad12: 4602 mov r2, r0
- 800ad14: 68fb ldr r3, [r7, #12]
- 800ad16: 1ad3 subs r3, r2, r3
- 800ad18: f5b3 7f7a cmp.w r3, #1000 @ 0x3e8
- 800ad1c: d901 bls.n 800ad22 <HAL_PWREx_ConfigSupply+0x56>
- {
- return HAL_ERROR;
- 800ad1e: 2301 movs r3, #1
- 800ad20: e007 b.n 800ad32 <HAL_PWREx_ConfigSupply+0x66>
- while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
- 800ad22: 4b06 ldr r3, [pc, #24] @ (800ad3c <HAL_PWREx_ConfigSupply+0x70>)
- 800ad24: 685b ldr r3, [r3, #4]
- 800ad26: f403 5300 and.w r3, r3, #8192 @ 0x2000
- 800ad2a: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800ad2e: d1ee bne.n 800ad0e <HAL_PWREx_ConfigSupply+0x42>
- }
- }
- }
- #endif /* defined (SMPS) */
- return HAL_OK;
- 800ad30: 2300 movs r3, #0
- }
- 800ad32: 4618 mov r0, r3
- 800ad34: 3710 adds r7, #16
- 800ad36: 46bd mov sp, r7
- 800ad38: bd80 pop {r7, pc}
- 800ad3a: bf00 nop
- 800ad3c: 58024800 .word 0x58024800
- 0800ad40 <HAL_PWREx_ConfigAVD>:
- * driver. All combination are allowed: wake up only Cortex-M7, wake up
- * only Cortex-M4 and wake up Cortex-M7 and Cortex-M4.
- * @retval None.
- */
- void HAL_PWREx_ConfigAVD (PWREx_AVDTypeDef *sConfigAVD)
- {
- 800ad40: b480 push {r7}
- 800ad42: b083 sub sp, #12
- 800ad44: af00 add r7, sp, #0
- 800ad46: 6078 str r0, [r7, #4]
- /* Check the parameters */
- assert_param (IS_PWR_AVD_LEVEL (sConfigAVD->AVDLevel));
- assert_param (IS_PWR_AVD_MODE (sConfigAVD->Mode));
- /* Set the ALS[18:17] bits according to AVDLevel value */
- MODIFY_REG (PWR->CR1, PWR_CR1_ALS, sConfigAVD->AVDLevel);
- 800ad48: 4b37 ldr r3, [pc, #220] @ (800ae28 <HAL_PWREx_ConfigAVD+0xe8>)
- 800ad4a: 681b ldr r3, [r3, #0]
- 800ad4c: f423 22c0 bic.w r2, r3, #393216 @ 0x60000
- 800ad50: 687b ldr r3, [r7, #4]
- 800ad52: 681b ldr r3, [r3, #0]
- 800ad54: 4934 ldr r1, [pc, #208] @ (800ae28 <HAL_PWREx_ConfigAVD+0xe8>)
- 800ad56: 4313 orrs r3, r2
- 800ad58: 600b str r3, [r1, #0]
- /* Clear any previous config */
- #if !defined (DUAL_CORE)
- __HAL_PWR_AVD_EXTI_DISABLE_EVENT ();
- 800ad5a: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ad5e: f8d3 3084 ldr.w r3, [r3, #132] @ 0x84
- 800ad62: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ad66: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800ad6a: f8c2 3084 str.w r3, [r2, #132] @ 0x84
- __HAL_PWR_AVD_EXTI_DISABLE_IT ();
- 800ad6e: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ad72: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 800ad76: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ad7a: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800ad7e: f8c2 3080 str.w r3, [r2, #128] @ 0x80
- #endif /* !defined (DUAL_CORE) */
- __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE ();
- 800ad82: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ad86: 681b ldr r3, [r3, #0]
- 800ad88: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ad8c: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800ad90: 6013 str r3, [r2, #0]
- __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE ();
- 800ad92: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ad96: 685b ldr r3, [r3, #4]
- 800ad98: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ad9c: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800ada0: 6053 str r3, [r2, #4]
- #if !defined (DUAL_CORE)
- /* Configure the interrupt mode */
- if ((sConfigAVD->Mode & AVD_MODE_IT) == AVD_MODE_IT)
- 800ada2: 687b ldr r3, [r7, #4]
- 800ada4: 685b ldr r3, [r3, #4]
- 800ada6: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 800adaa: 2b00 cmp r3, #0
- 800adac: d009 beq.n 800adc2 <HAL_PWREx_ConfigAVD+0x82>
- {
- __HAL_PWR_AVD_EXTI_ENABLE_IT ();
- 800adae: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800adb2: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 800adb6: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800adba: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800adbe: f8c2 3080 str.w r3, [r2, #128] @ 0x80
- }
- /* Configure the event mode */
- if ((sConfigAVD->Mode & AVD_MODE_EVT) == AVD_MODE_EVT)
- 800adc2: 687b ldr r3, [r7, #4]
- 800adc4: 685b ldr r3, [r3, #4]
- 800adc6: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800adca: 2b00 cmp r3, #0
- 800adcc: d009 beq.n 800ade2 <HAL_PWREx_ConfigAVD+0xa2>
- {
- __HAL_PWR_AVD_EXTI_ENABLE_EVENT ();
- 800adce: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800add2: f8d3 3084 ldr.w r3, [r3, #132] @ 0x84
- 800add6: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800adda: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800adde: f8c2 3084 str.w r3, [r2, #132] @ 0x84
- }
- #endif /* !defined (DUAL_CORE) */
- /* Rising edge configuration */
- if ((sConfigAVD->Mode & AVD_RISING_EDGE) == AVD_RISING_EDGE)
- 800ade2: 687b ldr r3, [r7, #4]
- 800ade4: 685b ldr r3, [r3, #4]
- 800ade6: f003 0301 and.w r3, r3, #1
- 800adea: 2b00 cmp r3, #0
- 800adec: d007 beq.n 800adfe <HAL_PWREx_ConfigAVD+0xbe>
- {
- __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE ();
- 800adee: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800adf2: 681b ldr r3, [r3, #0]
- 800adf4: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800adf8: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800adfc: 6013 str r3, [r2, #0]
- }
- /* Falling edge configuration */
- if ((sConfigAVD->Mode & AVD_FALLING_EDGE) == AVD_FALLING_EDGE)
- 800adfe: 687b ldr r3, [r7, #4]
- 800ae00: 685b ldr r3, [r3, #4]
- 800ae02: f003 0302 and.w r3, r3, #2
- 800ae06: 2b00 cmp r3, #0
- 800ae08: d007 beq.n 800ae1a <HAL_PWREx_ConfigAVD+0xda>
- {
- __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE ();
- 800ae0a: f04f 43b0 mov.w r3, #1476395008 @ 0x58000000
- 800ae0e: 685b ldr r3, [r3, #4]
- 800ae10: f04f 42b0 mov.w r2, #1476395008 @ 0x58000000
- 800ae14: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800ae18: 6053 str r3, [r2, #4]
- }
- }
- 800ae1a: bf00 nop
- 800ae1c: 370c adds r7, #12
- 800ae1e: 46bd mov sp, r7
- 800ae20: f85d 7b04 ldr.w r7, [sp], #4
- 800ae24: 4770 bx lr
- 800ae26: bf00 nop
- 800ae28: 58024800 .word 0x58024800
- 0800ae2c <HAL_PWREx_EnableAVD>:
- /**
- * @brief Enable the Analog Voltage Detector (AVD).
- * @retval None.
- */
- void HAL_PWREx_EnableAVD (void)
- {
- 800ae2c: b480 push {r7}
- 800ae2e: af00 add r7, sp, #0
- /* Enable the Analog Voltage Detector */
- SET_BIT (PWR->CR1, PWR_CR1_AVDEN);
- 800ae30: 4b05 ldr r3, [pc, #20] @ (800ae48 <HAL_PWREx_EnableAVD+0x1c>)
- 800ae32: 681b ldr r3, [r3, #0]
- 800ae34: 4a04 ldr r2, [pc, #16] @ (800ae48 <HAL_PWREx_EnableAVD+0x1c>)
- 800ae36: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800ae3a: 6013 str r3, [r2, #0]
- }
- 800ae3c: bf00 nop
- 800ae3e: 46bd mov sp, r7
- 800ae40: f85d 7b04 ldr.w r7, [sp], #4
- 800ae44: 4770 bx lr
- 800ae46: bf00 nop
- 800ae48: 58024800 .word 0x58024800
- 0800ae4c <HAL_RCC_OscConfig>:
- * supported by this function. User should request a transition to HSE Off
- * first and then HSE On or HSE Bypass.
- * @retval HAL status
- */
- __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
- {
- 800ae4c: b580 push {r7, lr}
- 800ae4e: b08c sub sp, #48 @ 0x30
- 800ae50: af00 add r7, sp, #0
- 800ae52: 6078 str r0, [r7, #4]
- uint32_t tickstart;
- uint32_t temp1_pllckcfg, temp2_pllckcfg;
- /* Check Null pointer */
- if (RCC_OscInitStruct == NULL)
- 800ae54: 687b ldr r3, [r7, #4]
- 800ae56: 2b00 cmp r3, #0
- 800ae58: d102 bne.n 800ae60 <HAL_RCC_OscConfig+0x14>
- {
- return HAL_ERROR;
- 800ae5a: 2301 movs r3, #1
- 800ae5c: f000 bc48 b.w 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- }
- /* Check the parameters */
- assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
- /*------------------------------- HSE Configuration ------------------------*/
- if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
- 800ae60: 687b ldr r3, [r7, #4]
- 800ae62: 681b ldr r3, [r3, #0]
- 800ae64: f003 0301 and.w r3, r3, #1
- 800ae68: 2b00 cmp r3, #0
- 800ae6a: f000 8088 beq.w 800af7e <HAL_RCC_OscConfig+0x132>
- {
- /* Check the parameters */
- assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
- const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
- 800ae6e: 4b99 ldr r3, [pc, #612] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800ae70: 691b ldr r3, [r3, #16]
- 800ae72: f003 0338 and.w r3, r3, #56 @ 0x38
- 800ae76: 62fb str r3, [r7, #44] @ 0x2c
- const uint32_t temp_pllckselr = RCC->PLLCKSELR;
- 800ae78: 4b96 ldr r3, [pc, #600] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800ae7a: 6a9b ldr r3, [r3, #40] @ 0x28
- 800ae7c: 62bb str r3, [r7, #40] @ 0x28
- /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
- if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
- 800ae7e: 6afb ldr r3, [r7, #44] @ 0x2c
- 800ae80: 2b10 cmp r3, #16
- 800ae82: d007 beq.n 800ae94 <HAL_RCC_OscConfig+0x48>
- 800ae84: 6afb ldr r3, [r7, #44] @ 0x2c
- 800ae86: 2b18 cmp r3, #24
- 800ae88: d111 bne.n 800aeae <HAL_RCC_OscConfig+0x62>
- 800ae8a: 6abb ldr r3, [r7, #40] @ 0x28
- 800ae8c: f003 0303 and.w r3, r3, #3
- 800ae90: 2b02 cmp r3, #2
- 800ae92: d10c bne.n 800aeae <HAL_RCC_OscConfig+0x62>
- {
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
- 800ae94: 4b8f ldr r3, [pc, #572] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800ae96: 681b ldr r3, [r3, #0]
- 800ae98: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800ae9c: 2b00 cmp r3, #0
- 800ae9e: d06d beq.n 800af7c <HAL_RCC_OscConfig+0x130>
- 800aea0: 687b ldr r3, [r7, #4]
- 800aea2: 685b ldr r3, [r3, #4]
- 800aea4: 2b00 cmp r3, #0
- 800aea6: d169 bne.n 800af7c <HAL_RCC_OscConfig+0x130>
- {
- return HAL_ERROR;
- 800aea8: 2301 movs r3, #1
- 800aeaa: f000 bc21 b.w 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- }
- }
- else
- {
- /* Set the new HSE configuration ---------------------------------------*/
- __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
- 800aeae: 687b ldr r3, [r7, #4]
- 800aeb0: 685b ldr r3, [r3, #4]
- 800aeb2: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800aeb6: d106 bne.n 800aec6 <HAL_RCC_OscConfig+0x7a>
- 800aeb8: 4b86 ldr r3, [pc, #536] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aeba: 681b ldr r3, [r3, #0]
- 800aebc: 4a85 ldr r2, [pc, #532] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aebe: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800aec2: 6013 str r3, [r2, #0]
- 800aec4: e02e b.n 800af24 <HAL_RCC_OscConfig+0xd8>
- 800aec6: 687b ldr r3, [r7, #4]
- 800aec8: 685b ldr r3, [r3, #4]
- 800aeca: 2b00 cmp r3, #0
- 800aecc: d10c bne.n 800aee8 <HAL_RCC_OscConfig+0x9c>
- 800aece: 4b81 ldr r3, [pc, #516] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aed0: 681b ldr r3, [r3, #0]
- 800aed2: 4a80 ldr r2, [pc, #512] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aed4: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800aed8: 6013 str r3, [r2, #0]
- 800aeda: 4b7e ldr r3, [pc, #504] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aedc: 681b ldr r3, [r3, #0]
- 800aede: 4a7d ldr r2, [pc, #500] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aee0: f423 2380 bic.w r3, r3, #262144 @ 0x40000
- 800aee4: 6013 str r3, [r2, #0]
- 800aee6: e01d b.n 800af24 <HAL_RCC_OscConfig+0xd8>
- 800aee8: 687b ldr r3, [r7, #4]
- 800aeea: 685b ldr r3, [r3, #4]
- 800aeec: f5b3 2fa0 cmp.w r3, #327680 @ 0x50000
- 800aef0: d10c bne.n 800af0c <HAL_RCC_OscConfig+0xc0>
- 800aef2: 4b78 ldr r3, [pc, #480] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aef4: 681b ldr r3, [r3, #0]
- 800aef6: 4a77 ldr r2, [pc, #476] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aef8: f443 2380 orr.w r3, r3, #262144 @ 0x40000
- 800aefc: 6013 str r3, [r2, #0]
- 800aefe: 4b75 ldr r3, [pc, #468] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af00: 681b ldr r3, [r3, #0]
- 800af02: 4a74 ldr r2, [pc, #464] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af04: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800af08: 6013 str r3, [r2, #0]
- 800af0a: e00b b.n 800af24 <HAL_RCC_OscConfig+0xd8>
- 800af0c: 4b71 ldr r3, [pc, #452] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af0e: 681b ldr r3, [r3, #0]
- 800af10: 4a70 ldr r2, [pc, #448] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af12: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800af16: 6013 str r3, [r2, #0]
- 800af18: 4b6e ldr r3, [pc, #440] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af1a: 681b ldr r3, [r3, #0]
- 800af1c: 4a6d ldr r2, [pc, #436] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af1e: f423 2380 bic.w r3, r3, #262144 @ 0x40000
- 800af22: 6013 str r3, [r2, #0]
- /* Check the HSE State */
- if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
- 800af24: 687b ldr r3, [r7, #4]
- 800af26: 685b ldr r3, [r3, #4]
- 800af28: 2b00 cmp r3, #0
- 800af2a: d013 beq.n 800af54 <HAL_RCC_OscConfig+0x108>
- {
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800af2c: f7fa fa56 bl 80053dc <HAL_GetTick>
- 800af30: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till HSE is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
- 800af32: e008 b.n 800af46 <HAL_RCC_OscConfig+0xfa>
- {
- if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
- 800af34: f7fa fa52 bl 80053dc <HAL_GetTick>
- 800af38: 4602 mov r2, r0
- 800af3a: 6a7b ldr r3, [r7, #36] @ 0x24
- 800af3c: 1ad3 subs r3, r2, r3
- 800af3e: 2b64 cmp r3, #100 @ 0x64
- 800af40: d901 bls.n 800af46 <HAL_RCC_OscConfig+0xfa>
- {
- return HAL_TIMEOUT;
- 800af42: 2303 movs r3, #3
- 800af44: e3d4 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
- 800af46: 4b63 ldr r3, [pc, #396] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af48: 681b ldr r3, [r3, #0]
- 800af4a: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800af4e: 2b00 cmp r3, #0
- 800af50: d0f0 beq.n 800af34 <HAL_RCC_OscConfig+0xe8>
- 800af52: e014 b.n 800af7e <HAL_RCC_OscConfig+0x132>
- }
- }
- else
- {
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800af54: f7fa fa42 bl 80053dc <HAL_GetTick>
- 800af58: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till HSE is disabled */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
- 800af5a: e008 b.n 800af6e <HAL_RCC_OscConfig+0x122>
- {
- if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
- 800af5c: f7fa fa3e bl 80053dc <HAL_GetTick>
- 800af60: 4602 mov r2, r0
- 800af62: 6a7b ldr r3, [r7, #36] @ 0x24
- 800af64: 1ad3 subs r3, r2, r3
- 800af66: 2b64 cmp r3, #100 @ 0x64
- 800af68: d901 bls.n 800af6e <HAL_RCC_OscConfig+0x122>
- {
- return HAL_TIMEOUT;
- 800af6a: 2303 movs r3, #3
- 800af6c: e3c0 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
- 800af6e: 4b59 ldr r3, [pc, #356] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af70: 681b ldr r3, [r3, #0]
- 800af72: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800af76: 2b00 cmp r3, #0
- 800af78: d1f0 bne.n 800af5c <HAL_RCC_OscConfig+0x110>
- 800af7a: e000 b.n 800af7e <HAL_RCC_OscConfig+0x132>
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
- 800af7c: bf00 nop
- }
- }
- }
- }
- /*----------------------------- HSI Configuration --------------------------*/
- if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
- 800af7e: 687b ldr r3, [r7, #4]
- 800af80: 681b ldr r3, [r3, #0]
- 800af82: f003 0302 and.w r3, r3, #2
- 800af86: 2b00 cmp r3, #0
- 800af88: f000 80ca beq.w 800b120 <HAL_RCC_OscConfig+0x2d4>
- /* Check the parameters */
- assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
- assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
- /* When the HSI is used as system clock it will not be disabled */
- const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
- 800af8c: 4b51 ldr r3, [pc, #324] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af8e: 691b ldr r3, [r3, #16]
- 800af90: f003 0338 and.w r3, r3, #56 @ 0x38
- 800af94: 623b str r3, [r7, #32]
- const uint32_t temp_pllckselr = RCC->PLLCKSELR;
- 800af96: 4b4f ldr r3, [pc, #316] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800af98: 6a9b ldr r3, [r3, #40] @ 0x28
- 800af9a: 61fb str r3, [r7, #28]
- if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
- 800af9c: 6a3b ldr r3, [r7, #32]
- 800af9e: 2b00 cmp r3, #0
- 800afa0: d007 beq.n 800afb2 <HAL_RCC_OscConfig+0x166>
- 800afa2: 6a3b ldr r3, [r7, #32]
- 800afa4: 2b18 cmp r3, #24
- 800afa6: d156 bne.n 800b056 <HAL_RCC_OscConfig+0x20a>
- 800afa8: 69fb ldr r3, [r7, #28]
- 800afaa: f003 0303 and.w r3, r3, #3
- 800afae: 2b00 cmp r3, #0
- 800afb0: d151 bne.n 800b056 <HAL_RCC_OscConfig+0x20a>
- {
- /* When HSI is used as system clock it will not be disabled */
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
- 800afb2: 4b48 ldr r3, [pc, #288] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800afb4: 681b ldr r3, [r3, #0]
- 800afb6: f003 0304 and.w r3, r3, #4
- 800afba: 2b00 cmp r3, #0
- 800afbc: d005 beq.n 800afca <HAL_RCC_OscConfig+0x17e>
- 800afbe: 687b ldr r3, [r7, #4]
- 800afc0: 68db ldr r3, [r3, #12]
- 800afc2: 2b00 cmp r3, #0
- 800afc4: d101 bne.n 800afca <HAL_RCC_OscConfig+0x17e>
- {
- return HAL_ERROR;
- 800afc6: 2301 movs r3, #1
- 800afc8: e392 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- }
- /* Otherwise, only HSI division and calibration are allowed */
- else
- {
- /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
- __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
- 800afca: 4b42 ldr r3, [pc, #264] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800afcc: 681b ldr r3, [r3, #0]
- 800afce: f023 0219 bic.w r2, r3, #25
- 800afd2: 687b ldr r3, [r7, #4]
- 800afd4: 68db ldr r3, [r3, #12]
- 800afd6: 493f ldr r1, [pc, #252] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800afd8: 4313 orrs r3, r2
- 800afda: 600b str r3, [r1, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800afdc: f7fa f9fe bl 80053dc <HAL_GetTick>
- 800afe0: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till HSI is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
- 800afe2: e008 b.n 800aff6 <HAL_RCC_OscConfig+0x1aa>
- {
- if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
- 800afe4: f7fa f9fa bl 80053dc <HAL_GetTick>
- 800afe8: 4602 mov r2, r0
- 800afea: 6a7b ldr r3, [r7, #36] @ 0x24
- 800afec: 1ad3 subs r3, r2, r3
- 800afee: 2b02 cmp r3, #2
- 800aff0: d901 bls.n 800aff6 <HAL_RCC_OscConfig+0x1aa>
- {
- return HAL_TIMEOUT;
- 800aff2: 2303 movs r3, #3
- 800aff4: e37c b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
- 800aff6: 4b37 ldr r3, [pc, #220] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800aff8: 681b ldr r3, [r3, #0]
- 800affa: f003 0304 and.w r3, r3, #4
- 800affe: 2b00 cmp r3, #0
- 800b000: d0f0 beq.n 800afe4 <HAL_RCC_OscConfig+0x198>
- }
- }
- /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
- __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
- 800b002: f7fa f9f7 bl 80053f4 <HAL_GetREVID>
- 800b006: 4603 mov r3, r0
- 800b008: f241 0203 movw r2, #4099 @ 0x1003
- 800b00c: 4293 cmp r3, r2
- 800b00e: d817 bhi.n 800b040 <HAL_RCC_OscConfig+0x1f4>
- 800b010: 687b ldr r3, [r7, #4]
- 800b012: 691b ldr r3, [r3, #16]
- 800b014: 2b40 cmp r3, #64 @ 0x40
- 800b016: d108 bne.n 800b02a <HAL_RCC_OscConfig+0x1de>
- 800b018: 4b2e ldr r3, [pc, #184] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b01a: 685b ldr r3, [r3, #4]
- 800b01c: f423 337c bic.w r3, r3, #258048 @ 0x3f000
- 800b020: 4a2c ldr r2, [pc, #176] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b022: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800b026: 6053 str r3, [r2, #4]
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
- 800b028: e07a b.n 800b120 <HAL_RCC_OscConfig+0x2d4>
- __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
- 800b02a: 4b2a ldr r3, [pc, #168] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b02c: 685b ldr r3, [r3, #4]
- 800b02e: f423 327c bic.w r2, r3, #258048 @ 0x3f000
- 800b032: 687b ldr r3, [r7, #4]
- 800b034: 691b ldr r3, [r3, #16]
- 800b036: 031b lsls r3, r3, #12
- 800b038: 4926 ldr r1, [pc, #152] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b03a: 4313 orrs r3, r2
- 800b03c: 604b str r3, [r1, #4]
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
- 800b03e: e06f b.n 800b120 <HAL_RCC_OscConfig+0x2d4>
- __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
- 800b040: 4b24 ldr r3, [pc, #144] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b042: 685b ldr r3, [r3, #4]
- 800b044: f023 42fe bic.w r2, r3, #2130706432 @ 0x7f000000
- 800b048: 687b ldr r3, [r7, #4]
- 800b04a: 691b ldr r3, [r3, #16]
- 800b04c: 061b lsls r3, r3, #24
- 800b04e: 4921 ldr r1, [pc, #132] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b050: 4313 orrs r3, r2
- 800b052: 604b str r3, [r1, #4]
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
- 800b054: e064 b.n 800b120 <HAL_RCC_OscConfig+0x2d4>
- }
- else
- {
- /* Check the HSI State */
- if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
- 800b056: 687b ldr r3, [r7, #4]
- 800b058: 68db ldr r3, [r3, #12]
- 800b05a: 2b00 cmp r3, #0
- 800b05c: d047 beq.n 800b0ee <HAL_RCC_OscConfig+0x2a2>
- {
- /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
- __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
- 800b05e: 4b1d ldr r3, [pc, #116] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b060: 681b ldr r3, [r3, #0]
- 800b062: f023 0219 bic.w r2, r3, #25
- 800b066: 687b ldr r3, [r7, #4]
- 800b068: 68db ldr r3, [r3, #12]
- 800b06a: 491a ldr r1, [pc, #104] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b06c: 4313 orrs r3, r2
- 800b06e: 600b str r3, [r1, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b070: f7fa f9b4 bl 80053dc <HAL_GetTick>
- 800b074: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till HSI is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
- 800b076: e008 b.n 800b08a <HAL_RCC_OscConfig+0x23e>
- {
- if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
- 800b078: f7fa f9b0 bl 80053dc <HAL_GetTick>
- 800b07c: 4602 mov r2, r0
- 800b07e: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b080: 1ad3 subs r3, r2, r3
- 800b082: 2b02 cmp r3, #2
- 800b084: d901 bls.n 800b08a <HAL_RCC_OscConfig+0x23e>
- {
- return HAL_TIMEOUT;
- 800b086: 2303 movs r3, #3
- 800b088: e332 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
- 800b08a: 4b12 ldr r3, [pc, #72] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b08c: 681b ldr r3, [r3, #0]
- 800b08e: f003 0304 and.w r3, r3, #4
- 800b092: 2b00 cmp r3, #0
- 800b094: d0f0 beq.n 800b078 <HAL_RCC_OscConfig+0x22c>
- }
- }
- /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
- __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
- 800b096: f7fa f9ad bl 80053f4 <HAL_GetREVID>
- 800b09a: 4603 mov r3, r0
- 800b09c: f241 0203 movw r2, #4099 @ 0x1003
- 800b0a0: 4293 cmp r3, r2
- 800b0a2: d819 bhi.n 800b0d8 <HAL_RCC_OscConfig+0x28c>
- 800b0a4: 687b ldr r3, [r7, #4]
- 800b0a6: 691b ldr r3, [r3, #16]
- 800b0a8: 2b40 cmp r3, #64 @ 0x40
- 800b0aa: d108 bne.n 800b0be <HAL_RCC_OscConfig+0x272>
- 800b0ac: 4b09 ldr r3, [pc, #36] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b0ae: 685b ldr r3, [r3, #4]
- 800b0b0: f423 337c bic.w r3, r3, #258048 @ 0x3f000
- 800b0b4: 4a07 ldr r2, [pc, #28] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b0b6: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800b0ba: 6053 str r3, [r2, #4]
- 800b0bc: e030 b.n 800b120 <HAL_RCC_OscConfig+0x2d4>
- 800b0be: 4b05 ldr r3, [pc, #20] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b0c0: 685b ldr r3, [r3, #4]
- 800b0c2: f423 327c bic.w r2, r3, #258048 @ 0x3f000
- 800b0c6: 687b ldr r3, [r7, #4]
- 800b0c8: 691b ldr r3, [r3, #16]
- 800b0ca: 031b lsls r3, r3, #12
- 800b0cc: 4901 ldr r1, [pc, #4] @ (800b0d4 <HAL_RCC_OscConfig+0x288>)
- 800b0ce: 4313 orrs r3, r2
- 800b0d0: 604b str r3, [r1, #4]
- 800b0d2: e025 b.n 800b120 <HAL_RCC_OscConfig+0x2d4>
- 800b0d4: 58024400 .word 0x58024400
- 800b0d8: 4b9a ldr r3, [pc, #616] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b0da: 685b ldr r3, [r3, #4]
- 800b0dc: f023 42fe bic.w r2, r3, #2130706432 @ 0x7f000000
- 800b0e0: 687b ldr r3, [r7, #4]
- 800b0e2: 691b ldr r3, [r3, #16]
- 800b0e4: 061b lsls r3, r3, #24
- 800b0e6: 4997 ldr r1, [pc, #604] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b0e8: 4313 orrs r3, r2
- 800b0ea: 604b str r3, [r1, #4]
- 800b0ec: e018 b.n 800b120 <HAL_RCC_OscConfig+0x2d4>
- }
- else
- {
- /* Disable the Internal High Speed oscillator (HSI). */
- __HAL_RCC_HSI_DISABLE();
- 800b0ee: 4b95 ldr r3, [pc, #596] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b0f0: 681b ldr r3, [r3, #0]
- 800b0f2: 4a94 ldr r2, [pc, #592] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b0f4: f023 0301 bic.w r3, r3, #1
- 800b0f8: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b0fa: f7fa f96f bl 80053dc <HAL_GetTick>
- 800b0fe: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till HSI is disabled */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
- 800b100: e008 b.n 800b114 <HAL_RCC_OscConfig+0x2c8>
- {
- if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
- 800b102: f7fa f96b bl 80053dc <HAL_GetTick>
- 800b106: 4602 mov r2, r0
- 800b108: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b10a: 1ad3 subs r3, r2, r3
- 800b10c: 2b02 cmp r3, #2
- 800b10e: d901 bls.n 800b114 <HAL_RCC_OscConfig+0x2c8>
- {
- return HAL_TIMEOUT;
- 800b110: 2303 movs r3, #3
- 800b112: e2ed b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
- 800b114: 4b8b ldr r3, [pc, #556] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b116: 681b ldr r3, [r3, #0]
- 800b118: f003 0304 and.w r3, r3, #4
- 800b11c: 2b00 cmp r3, #0
- 800b11e: d1f0 bne.n 800b102 <HAL_RCC_OscConfig+0x2b6>
- }
- }
- }
- }
- /*----------------------------- CSI Configuration --------------------------*/
- if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
- 800b120: 687b ldr r3, [r7, #4]
- 800b122: 681b ldr r3, [r3, #0]
- 800b124: f003 0310 and.w r3, r3, #16
- 800b128: 2b00 cmp r3, #0
- 800b12a: f000 80a9 beq.w 800b280 <HAL_RCC_OscConfig+0x434>
- /* Check the parameters */
- assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
- assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
- /* When the CSI is used as system clock it will not disabled */
- const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
- 800b12e: 4b85 ldr r3, [pc, #532] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b130: 691b ldr r3, [r3, #16]
- 800b132: f003 0338 and.w r3, r3, #56 @ 0x38
- 800b136: 61bb str r3, [r7, #24]
- const uint32_t temp_pllckselr = RCC->PLLCKSELR;
- 800b138: 4b82 ldr r3, [pc, #520] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b13a: 6a9b ldr r3, [r3, #40] @ 0x28
- 800b13c: 617b str r3, [r7, #20]
- if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
- 800b13e: 69bb ldr r3, [r7, #24]
- 800b140: 2b08 cmp r3, #8
- 800b142: d007 beq.n 800b154 <HAL_RCC_OscConfig+0x308>
- 800b144: 69bb ldr r3, [r7, #24]
- 800b146: 2b18 cmp r3, #24
- 800b148: d13a bne.n 800b1c0 <HAL_RCC_OscConfig+0x374>
- 800b14a: 697b ldr r3, [r7, #20]
- 800b14c: f003 0303 and.w r3, r3, #3
- 800b150: 2b01 cmp r3, #1
- 800b152: d135 bne.n 800b1c0 <HAL_RCC_OscConfig+0x374>
- {
- /* When CSI is used as system clock it will not disabled */
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
- 800b154: 4b7b ldr r3, [pc, #492] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b156: 681b ldr r3, [r3, #0]
- 800b158: f403 7380 and.w r3, r3, #256 @ 0x100
- 800b15c: 2b00 cmp r3, #0
- 800b15e: d005 beq.n 800b16c <HAL_RCC_OscConfig+0x320>
- 800b160: 687b ldr r3, [r7, #4]
- 800b162: 69db ldr r3, [r3, #28]
- 800b164: 2b80 cmp r3, #128 @ 0x80
- 800b166: d001 beq.n 800b16c <HAL_RCC_OscConfig+0x320>
- {
- return HAL_ERROR;
- 800b168: 2301 movs r3, #1
- 800b16a: e2c1 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- }
- /* Otherwise, just the calibration is allowed */
- else
- {
- /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
- __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
- 800b16c: f7fa f942 bl 80053f4 <HAL_GetREVID>
- 800b170: 4603 mov r3, r0
- 800b172: f241 0203 movw r2, #4099 @ 0x1003
- 800b176: 4293 cmp r3, r2
- 800b178: d817 bhi.n 800b1aa <HAL_RCC_OscConfig+0x35e>
- 800b17a: 687b ldr r3, [r7, #4]
- 800b17c: 6a1b ldr r3, [r3, #32]
- 800b17e: 2b20 cmp r3, #32
- 800b180: d108 bne.n 800b194 <HAL_RCC_OscConfig+0x348>
- 800b182: 4b70 ldr r3, [pc, #448] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b184: 685b ldr r3, [r3, #4]
- 800b186: f023 43f8 bic.w r3, r3, #2080374784 @ 0x7c000000
- 800b18a: 4a6e ldr r2, [pc, #440] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b18c: f043 4380 orr.w r3, r3, #1073741824 @ 0x40000000
- 800b190: 6053 str r3, [r2, #4]
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
- 800b192: e075 b.n 800b280 <HAL_RCC_OscConfig+0x434>
- __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
- 800b194: 4b6b ldr r3, [pc, #428] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b196: 685b ldr r3, [r3, #4]
- 800b198: f023 42f8 bic.w r2, r3, #2080374784 @ 0x7c000000
- 800b19c: 687b ldr r3, [r7, #4]
- 800b19e: 6a1b ldr r3, [r3, #32]
- 800b1a0: 069b lsls r3, r3, #26
- 800b1a2: 4968 ldr r1, [pc, #416] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b1a4: 4313 orrs r3, r2
- 800b1a6: 604b str r3, [r1, #4]
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
- 800b1a8: e06a b.n 800b280 <HAL_RCC_OscConfig+0x434>
- __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
- 800b1aa: 4b66 ldr r3, [pc, #408] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b1ac: 68db ldr r3, [r3, #12]
- 800b1ae: f023 527c bic.w r2, r3, #1056964608 @ 0x3f000000
- 800b1b2: 687b ldr r3, [r7, #4]
- 800b1b4: 6a1b ldr r3, [r3, #32]
- 800b1b6: 061b lsls r3, r3, #24
- 800b1b8: 4962 ldr r1, [pc, #392] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b1ba: 4313 orrs r3, r2
- 800b1bc: 60cb str r3, [r1, #12]
- if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
- 800b1be: e05f b.n 800b280 <HAL_RCC_OscConfig+0x434>
- }
- }
- else
- {
- /* Check the CSI State */
- if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
- 800b1c0: 687b ldr r3, [r7, #4]
- 800b1c2: 69db ldr r3, [r3, #28]
- 800b1c4: 2b00 cmp r3, #0
- 800b1c6: d042 beq.n 800b24e <HAL_RCC_OscConfig+0x402>
- {
- /* Enable the Internal High Speed oscillator (CSI). */
- __HAL_RCC_CSI_ENABLE();
- 800b1c8: 4b5e ldr r3, [pc, #376] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b1ca: 681b ldr r3, [r3, #0]
- 800b1cc: 4a5d ldr r2, [pc, #372] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b1ce: f043 0380 orr.w r3, r3, #128 @ 0x80
- 800b1d2: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b1d4: f7fa f902 bl 80053dc <HAL_GetTick>
- 800b1d8: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till CSI is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
- 800b1da: e008 b.n 800b1ee <HAL_RCC_OscConfig+0x3a2>
- {
- if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
- 800b1dc: f7fa f8fe bl 80053dc <HAL_GetTick>
- 800b1e0: 4602 mov r2, r0
- 800b1e2: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b1e4: 1ad3 subs r3, r2, r3
- 800b1e6: 2b02 cmp r3, #2
- 800b1e8: d901 bls.n 800b1ee <HAL_RCC_OscConfig+0x3a2>
- {
- return HAL_TIMEOUT;
- 800b1ea: 2303 movs r3, #3
- 800b1ec: e280 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
- 800b1ee: 4b55 ldr r3, [pc, #340] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b1f0: 681b ldr r3, [r3, #0]
- 800b1f2: f403 7380 and.w r3, r3, #256 @ 0x100
- 800b1f6: 2b00 cmp r3, #0
- 800b1f8: d0f0 beq.n 800b1dc <HAL_RCC_OscConfig+0x390>
- }
- }
- /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
- __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
- 800b1fa: f7fa f8fb bl 80053f4 <HAL_GetREVID>
- 800b1fe: 4603 mov r3, r0
- 800b200: f241 0203 movw r2, #4099 @ 0x1003
- 800b204: 4293 cmp r3, r2
- 800b206: d817 bhi.n 800b238 <HAL_RCC_OscConfig+0x3ec>
- 800b208: 687b ldr r3, [r7, #4]
- 800b20a: 6a1b ldr r3, [r3, #32]
- 800b20c: 2b20 cmp r3, #32
- 800b20e: d108 bne.n 800b222 <HAL_RCC_OscConfig+0x3d6>
- 800b210: 4b4c ldr r3, [pc, #304] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b212: 685b ldr r3, [r3, #4]
- 800b214: f023 43f8 bic.w r3, r3, #2080374784 @ 0x7c000000
- 800b218: 4a4a ldr r2, [pc, #296] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b21a: f043 4380 orr.w r3, r3, #1073741824 @ 0x40000000
- 800b21e: 6053 str r3, [r2, #4]
- 800b220: e02e b.n 800b280 <HAL_RCC_OscConfig+0x434>
- 800b222: 4b48 ldr r3, [pc, #288] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b224: 685b ldr r3, [r3, #4]
- 800b226: f023 42f8 bic.w r2, r3, #2080374784 @ 0x7c000000
- 800b22a: 687b ldr r3, [r7, #4]
- 800b22c: 6a1b ldr r3, [r3, #32]
- 800b22e: 069b lsls r3, r3, #26
- 800b230: 4944 ldr r1, [pc, #272] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b232: 4313 orrs r3, r2
- 800b234: 604b str r3, [r1, #4]
- 800b236: e023 b.n 800b280 <HAL_RCC_OscConfig+0x434>
- 800b238: 4b42 ldr r3, [pc, #264] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b23a: 68db ldr r3, [r3, #12]
- 800b23c: f023 527c bic.w r2, r3, #1056964608 @ 0x3f000000
- 800b240: 687b ldr r3, [r7, #4]
- 800b242: 6a1b ldr r3, [r3, #32]
- 800b244: 061b lsls r3, r3, #24
- 800b246: 493f ldr r1, [pc, #252] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b248: 4313 orrs r3, r2
- 800b24a: 60cb str r3, [r1, #12]
- 800b24c: e018 b.n 800b280 <HAL_RCC_OscConfig+0x434>
- }
- else
- {
- /* Disable the Internal High Speed oscillator (CSI). */
- __HAL_RCC_CSI_DISABLE();
- 800b24e: 4b3d ldr r3, [pc, #244] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b250: 681b ldr r3, [r3, #0]
- 800b252: 4a3c ldr r2, [pc, #240] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b254: f023 0380 bic.w r3, r3, #128 @ 0x80
- 800b258: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b25a: f7fa f8bf bl 80053dc <HAL_GetTick>
- 800b25e: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till CSI is disabled */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
- 800b260: e008 b.n 800b274 <HAL_RCC_OscConfig+0x428>
- {
- if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
- 800b262: f7fa f8bb bl 80053dc <HAL_GetTick>
- 800b266: 4602 mov r2, r0
- 800b268: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b26a: 1ad3 subs r3, r2, r3
- 800b26c: 2b02 cmp r3, #2
- 800b26e: d901 bls.n 800b274 <HAL_RCC_OscConfig+0x428>
- {
- return HAL_TIMEOUT;
- 800b270: 2303 movs r3, #3
- 800b272: e23d b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
- 800b274: 4b33 ldr r3, [pc, #204] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b276: 681b ldr r3, [r3, #0]
- 800b278: f403 7380 and.w r3, r3, #256 @ 0x100
- 800b27c: 2b00 cmp r3, #0
- 800b27e: d1f0 bne.n 800b262 <HAL_RCC_OscConfig+0x416>
- }
- }
- }
- }
- /*------------------------------ LSI Configuration -------------------------*/
- if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
- 800b280: 687b ldr r3, [r7, #4]
- 800b282: 681b ldr r3, [r3, #0]
- 800b284: f003 0308 and.w r3, r3, #8
- 800b288: 2b00 cmp r3, #0
- 800b28a: d036 beq.n 800b2fa <HAL_RCC_OscConfig+0x4ae>
- {
- /* Check the parameters */
- assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
- /* Check the LSI State */
- if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
- 800b28c: 687b ldr r3, [r7, #4]
- 800b28e: 695b ldr r3, [r3, #20]
- 800b290: 2b00 cmp r3, #0
- 800b292: d019 beq.n 800b2c8 <HAL_RCC_OscConfig+0x47c>
- {
- /* Enable the Internal Low Speed oscillator (LSI). */
- __HAL_RCC_LSI_ENABLE();
- 800b294: 4b2b ldr r3, [pc, #172] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b296: 6f5b ldr r3, [r3, #116] @ 0x74
- 800b298: 4a2a ldr r2, [pc, #168] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b29a: f043 0301 orr.w r3, r3, #1
- 800b29e: 6753 str r3, [r2, #116] @ 0x74
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b2a0: f7fa f89c bl 80053dc <HAL_GetTick>
- 800b2a4: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till LSI is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
- 800b2a6: e008 b.n 800b2ba <HAL_RCC_OscConfig+0x46e>
- {
- if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
- 800b2a8: f7fa f898 bl 80053dc <HAL_GetTick>
- 800b2ac: 4602 mov r2, r0
- 800b2ae: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b2b0: 1ad3 subs r3, r2, r3
- 800b2b2: 2b02 cmp r3, #2
- 800b2b4: d901 bls.n 800b2ba <HAL_RCC_OscConfig+0x46e>
- {
- return HAL_TIMEOUT;
- 800b2b6: 2303 movs r3, #3
- 800b2b8: e21a b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
- 800b2ba: 4b22 ldr r3, [pc, #136] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b2bc: 6f5b ldr r3, [r3, #116] @ 0x74
- 800b2be: f003 0302 and.w r3, r3, #2
- 800b2c2: 2b00 cmp r3, #0
- 800b2c4: d0f0 beq.n 800b2a8 <HAL_RCC_OscConfig+0x45c>
- 800b2c6: e018 b.n 800b2fa <HAL_RCC_OscConfig+0x4ae>
- }
- }
- else
- {
- /* Disable the Internal Low Speed oscillator (LSI). */
- __HAL_RCC_LSI_DISABLE();
- 800b2c8: 4b1e ldr r3, [pc, #120] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b2ca: 6f5b ldr r3, [r3, #116] @ 0x74
- 800b2cc: 4a1d ldr r2, [pc, #116] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b2ce: f023 0301 bic.w r3, r3, #1
- 800b2d2: 6753 str r3, [r2, #116] @ 0x74
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b2d4: f7fa f882 bl 80053dc <HAL_GetTick>
- 800b2d8: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till LSI is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
- 800b2da: e008 b.n 800b2ee <HAL_RCC_OscConfig+0x4a2>
- {
- if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
- 800b2dc: f7fa f87e bl 80053dc <HAL_GetTick>
- 800b2e0: 4602 mov r2, r0
- 800b2e2: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b2e4: 1ad3 subs r3, r2, r3
- 800b2e6: 2b02 cmp r3, #2
- 800b2e8: d901 bls.n 800b2ee <HAL_RCC_OscConfig+0x4a2>
- {
- return HAL_TIMEOUT;
- 800b2ea: 2303 movs r3, #3
- 800b2ec: e200 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
- 800b2ee: 4b15 ldr r3, [pc, #84] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b2f0: 6f5b ldr r3, [r3, #116] @ 0x74
- 800b2f2: f003 0302 and.w r3, r3, #2
- 800b2f6: 2b00 cmp r3, #0
- 800b2f8: d1f0 bne.n 800b2dc <HAL_RCC_OscConfig+0x490>
- }
- }
- }
- /*------------------------------ HSI48 Configuration -------------------------*/
- if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
- 800b2fa: 687b ldr r3, [r7, #4]
- 800b2fc: 681b ldr r3, [r3, #0]
- 800b2fe: f003 0320 and.w r3, r3, #32
- 800b302: 2b00 cmp r3, #0
- 800b304: d039 beq.n 800b37a <HAL_RCC_OscConfig+0x52e>
- {
- /* Check the parameters */
- assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
- /* Check the HSI48 State */
- if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
- 800b306: 687b ldr r3, [r7, #4]
- 800b308: 699b ldr r3, [r3, #24]
- 800b30a: 2b00 cmp r3, #0
- 800b30c: d01c beq.n 800b348 <HAL_RCC_OscConfig+0x4fc>
- {
- /* Enable the Internal Low Speed oscillator (HSI48). */
- __HAL_RCC_HSI48_ENABLE();
- 800b30e: 4b0d ldr r3, [pc, #52] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b310: 681b ldr r3, [r3, #0]
- 800b312: 4a0c ldr r2, [pc, #48] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b314: f443 5380 orr.w r3, r3, #4096 @ 0x1000
- 800b318: 6013 str r3, [r2, #0]
- /* Get time-out */
- tickstart = HAL_GetTick();
- 800b31a: f7fa f85f bl 80053dc <HAL_GetTick>
- 800b31e: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till HSI48 is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
- 800b320: e008 b.n 800b334 <HAL_RCC_OscConfig+0x4e8>
- {
- if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
- 800b322: f7fa f85b bl 80053dc <HAL_GetTick>
- 800b326: 4602 mov r2, r0
- 800b328: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b32a: 1ad3 subs r3, r2, r3
- 800b32c: 2b02 cmp r3, #2
- 800b32e: d901 bls.n 800b334 <HAL_RCC_OscConfig+0x4e8>
- {
- return HAL_TIMEOUT;
- 800b330: 2303 movs r3, #3
- 800b332: e1dd b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
- 800b334: 4b03 ldr r3, [pc, #12] @ (800b344 <HAL_RCC_OscConfig+0x4f8>)
- 800b336: 681b ldr r3, [r3, #0]
- 800b338: f403 5300 and.w r3, r3, #8192 @ 0x2000
- 800b33c: 2b00 cmp r3, #0
- 800b33e: d0f0 beq.n 800b322 <HAL_RCC_OscConfig+0x4d6>
- 800b340: e01b b.n 800b37a <HAL_RCC_OscConfig+0x52e>
- 800b342: bf00 nop
- 800b344: 58024400 .word 0x58024400
- }
- }
- else
- {
- /* Disable the Internal Low Speed oscillator (HSI48). */
- __HAL_RCC_HSI48_DISABLE();
- 800b348: 4b9b ldr r3, [pc, #620] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b34a: 681b ldr r3, [r3, #0]
- 800b34c: 4a9a ldr r2, [pc, #616] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b34e: f423 5380 bic.w r3, r3, #4096 @ 0x1000
- 800b352: 6013 str r3, [r2, #0]
- /* Get time-out */
- tickstart = HAL_GetTick();
- 800b354: f7fa f842 bl 80053dc <HAL_GetTick>
- 800b358: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till HSI48 is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
- 800b35a: e008 b.n 800b36e <HAL_RCC_OscConfig+0x522>
- {
- if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
- 800b35c: f7fa f83e bl 80053dc <HAL_GetTick>
- 800b360: 4602 mov r2, r0
- 800b362: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b364: 1ad3 subs r3, r2, r3
- 800b366: 2b02 cmp r3, #2
- 800b368: d901 bls.n 800b36e <HAL_RCC_OscConfig+0x522>
- {
- return HAL_TIMEOUT;
- 800b36a: 2303 movs r3, #3
- 800b36c: e1c0 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
- 800b36e: 4b92 ldr r3, [pc, #584] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b370: 681b ldr r3, [r3, #0]
- 800b372: f403 5300 and.w r3, r3, #8192 @ 0x2000
- 800b376: 2b00 cmp r3, #0
- 800b378: d1f0 bne.n 800b35c <HAL_RCC_OscConfig+0x510>
- }
- }
- }
- }
- /*------------------------------ LSE Configuration -------------------------*/
- if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
- 800b37a: 687b ldr r3, [r7, #4]
- 800b37c: 681b ldr r3, [r3, #0]
- 800b37e: f003 0304 and.w r3, r3, #4
- 800b382: 2b00 cmp r3, #0
- 800b384: f000 8081 beq.w 800b48a <HAL_RCC_OscConfig+0x63e>
- {
- /* Check the parameters */
- assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
- /* Enable write access to Backup domain */
- PWR->CR1 |= PWR_CR1_DBP;
- 800b388: 4b8c ldr r3, [pc, #560] @ (800b5bc <HAL_RCC_OscConfig+0x770>)
- 800b38a: 681b ldr r3, [r3, #0]
- 800b38c: 4a8b ldr r2, [pc, #556] @ (800b5bc <HAL_RCC_OscConfig+0x770>)
- 800b38e: f443 7380 orr.w r3, r3, #256 @ 0x100
- 800b392: 6013 str r3, [r2, #0]
- /* Wait for Backup domain Write protection disable */
- tickstart = HAL_GetTick();
- 800b394: f7fa f822 bl 80053dc <HAL_GetTick>
- 800b398: 6278 str r0, [r7, #36] @ 0x24
- while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
- 800b39a: e008 b.n 800b3ae <HAL_RCC_OscConfig+0x562>
- {
- if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
- 800b39c: f7fa f81e bl 80053dc <HAL_GetTick>
- 800b3a0: 4602 mov r2, r0
- 800b3a2: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b3a4: 1ad3 subs r3, r2, r3
- 800b3a6: 2b64 cmp r3, #100 @ 0x64
- 800b3a8: d901 bls.n 800b3ae <HAL_RCC_OscConfig+0x562>
- {
- return HAL_TIMEOUT;
- 800b3aa: 2303 movs r3, #3
- 800b3ac: e1a0 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
- 800b3ae: 4b83 ldr r3, [pc, #524] @ (800b5bc <HAL_RCC_OscConfig+0x770>)
- 800b3b0: 681b ldr r3, [r3, #0]
- 800b3b2: f403 7380 and.w r3, r3, #256 @ 0x100
- 800b3b6: 2b00 cmp r3, #0
- 800b3b8: d0f0 beq.n 800b39c <HAL_RCC_OscConfig+0x550>
- }
- }
- /* Set the new LSE configuration -----------------------------------------*/
- __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
- 800b3ba: 687b ldr r3, [r7, #4]
- 800b3bc: 689b ldr r3, [r3, #8]
- 800b3be: 2b01 cmp r3, #1
- 800b3c0: d106 bne.n 800b3d0 <HAL_RCC_OscConfig+0x584>
- 800b3c2: 4b7d ldr r3, [pc, #500] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b3c4: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b3c6: 4a7c ldr r2, [pc, #496] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b3c8: f043 0301 orr.w r3, r3, #1
- 800b3cc: 6713 str r3, [r2, #112] @ 0x70
- 800b3ce: e02d b.n 800b42c <HAL_RCC_OscConfig+0x5e0>
- 800b3d0: 687b ldr r3, [r7, #4]
- 800b3d2: 689b ldr r3, [r3, #8]
- 800b3d4: 2b00 cmp r3, #0
- 800b3d6: d10c bne.n 800b3f2 <HAL_RCC_OscConfig+0x5a6>
- 800b3d8: 4b77 ldr r3, [pc, #476] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b3da: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b3dc: 4a76 ldr r2, [pc, #472] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b3de: f023 0301 bic.w r3, r3, #1
- 800b3e2: 6713 str r3, [r2, #112] @ 0x70
- 800b3e4: 4b74 ldr r3, [pc, #464] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b3e6: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b3e8: 4a73 ldr r2, [pc, #460] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b3ea: f023 0304 bic.w r3, r3, #4
- 800b3ee: 6713 str r3, [r2, #112] @ 0x70
- 800b3f0: e01c b.n 800b42c <HAL_RCC_OscConfig+0x5e0>
- 800b3f2: 687b ldr r3, [r7, #4]
- 800b3f4: 689b ldr r3, [r3, #8]
- 800b3f6: 2b05 cmp r3, #5
- 800b3f8: d10c bne.n 800b414 <HAL_RCC_OscConfig+0x5c8>
- 800b3fa: 4b6f ldr r3, [pc, #444] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b3fc: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b3fe: 4a6e ldr r2, [pc, #440] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b400: f043 0304 orr.w r3, r3, #4
- 800b404: 6713 str r3, [r2, #112] @ 0x70
- 800b406: 4b6c ldr r3, [pc, #432] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b408: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b40a: 4a6b ldr r2, [pc, #428] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b40c: f043 0301 orr.w r3, r3, #1
- 800b410: 6713 str r3, [r2, #112] @ 0x70
- 800b412: e00b b.n 800b42c <HAL_RCC_OscConfig+0x5e0>
- 800b414: 4b68 ldr r3, [pc, #416] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b416: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b418: 4a67 ldr r2, [pc, #412] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b41a: f023 0301 bic.w r3, r3, #1
- 800b41e: 6713 str r3, [r2, #112] @ 0x70
- 800b420: 4b65 ldr r3, [pc, #404] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b422: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b424: 4a64 ldr r2, [pc, #400] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b426: f023 0304 bic.w r3, r3, #4
- 800b42a: 6713 str r3, [r2, #112] @ 0x70
- /* Check the LSE State */
- if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
- 800b42c: 687b ldr r3, [r7, #4]
- 800b42e: 689b ldr r3, [r3, #8]
- 800b430: 2b00 cmp r3, #0
- 800b432: d015 beq.n 800b460 <HAL_RCC_OscConfig+0x614>
- {
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b434: f7f9 ffd2 bl 80053dc <HAL_GetTick>
- 800b438: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till LSE is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
- 800b43a: e00a b.n 800b452 <HAL_RCC_OscConfig+0x606>
- {
- if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
- 800b43c: f7f9 ffce bl 80053dc <HAL_GetTick>
- 800b440: 4602 mov r2, r0
- 800b442: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b444: 1ad3 subs r3, r2, r3
- 800b446: f241 3288 movw r2, #5000 @ 0x1388
- 800b44a: 4293 cmp r3, r2
- 800b44c: d901 bls.n 800b452 <HAL_RCC_OscConfig+0x606>
- {
- return HAL_TIMEOUT;
- 800b44e: 2303 movs r3, #3
- 800b450: e14e b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
- 800b452: 4b59 ldr r3, [pc, #356] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b454: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b456: f003 0302 and.w r3, r3, #2
- 800b45a: 2b00 cmp r3, #0
- 800b45c: d0ee beq.n 800b43c <HAL_RCC_OscConfig+0x5f0>
- 800b45e: e014 b.n 800b48a <HAL_RCC_OscConfig+0x63e>
- }
- }
- else
- {
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b460: f7f9 ffbc bl 80053dc <HAL_GetTick>
- 800b464: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till LSE is disabled */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
- 800b466: e00a b.n 800b47e <HAL_RCC_OscConfig+0x632>
- {
- if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
- 800b468: f7f9 ffb8 bl 80053dc <HAL_GetTick>
- 800b46c: 4602 mov r2, r0
- 800b46e: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b470: 1ad3 subs r3, r2, r3
- 800b472: f241 3288 movw r2, #5000 @ 0x1388
- 800b476: 4293 cmp r3, r2
- 800b478: d901 bls.n 800b47e <HAL_RCC_OscConfig+0x632>
- {
- return HAL_TIMEOUT;
- 800b47a: 2303 movs r3, #3
- 800b47c: e138 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
- 800b47e: 4b4e ldr r3, [pc, #312] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b480: 6f1b ldr r3, [r3, #112] @ 0x70
- 800b482: f003 0302 and.w r3, r3, #2
- 800b486: 2b00 cmp r3, #0
- 800b488: d1ee bne.n 800b468 <HAL_RCC_OscConfig+0x61c>
- }
- }
- /*-------------------------------- PLL Configuration -----------------------*/
- /* Check the parameters */
- assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
- if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
- 800b48a: 687b ldr r3, [r7, #4]
- 800b48c: 6a5b ldr r3, [r3, #36] @ 0x24
- 800b48e: 2b00 cmp r3, #0
- 800b490: f000 812d beq.w 800b6ee <HAL_RCC_OscConfig+0x8a2>
- {
- /* Check if the PLL is used as system clock or not */
- if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
- 800b494: 4b48 ldr r3, [pc, #288] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b496: 691b ldr r3, [r3, #16]
- 800b498: f003 0338 and.w r3, r3, #56 @ 0x38
- 800b49c: 2b18 cmp r3, #24
- 800b49e: f000 80bd beq.w 800b61c <HAL_RCC_OscConfig+0x7d0>
- {
- if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
- 800b4a2: 687b ldr r3, [r7, #4]
- 800b4a4: 6a5b ldr r3, [r3, #36] @ 0x24
- 800b4a6: 2b02 cmp r3, #2
- 800b4a8: f040 809e bne.w 800b5e8 <HAL_RCC_OscConfig+0x79c>
- assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
- assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
- assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
- /* Disable the main PLL. */
- __HAL_RCC_PLL_DISABLE();
- 800b4ac: 4b42 ldr r3, [pc, #264] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b4ae: 681b ldr r3, [r3, #0]
- 800b4b0: 4a41 ldr r2, [pc, #260] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b4b2: f023 7380 bic.w r3, r3, #16777216 @ 0x1000000
- 800b4b6: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b4b8: f7f9 ff90 bl 80053dc <HAL_GetTick>
- 800b4bc: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till PLL is disabled */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
- 800b4be: e008 b.n 800b4d2 <HAL_RCC_OscConfig+0x686>
- {
- if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
- 800b4c0: f7f9 ff8c bl 80053dc <HAL_GetTick>
- 800b4c4: 4602 mov r2, r0
- 800b4c6: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b4c8: 1ad3 subs r3, r2, r3
- 800b4ca: 2b02 cmp r3, #2
- 800b4cc: d901 bls.n 800b4d2 <HAL_RCC_OscConfig+0x686>
- {
- return HAL_TIMEOUT;
- 800b4ce: 2303 movs r3, #3
- 800b4d0: e10e b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
- 800b4d2: 4b39 ldr r3, [pc, #228] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b4d4: 681b ldr r3, [r3, #0]
- 800b4d6: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800b4da: 2b00 cmp r3, #0
- 800b4dc: d1f0 bne.n 800b4c0 <HAL_RCC_OscConfig+0x674>
- }
- }
- /* Configure the main PLL clock source, multiplication and division factors. */
- __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
- 800b4de: 4b36 ldr r3, [pc, #216] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b4e0: 6a9a ldr r2, [r3, #40] @ 0x28
- 800b4e2: 4b37 ldr r3, [pc, #220] @ (800b5c0 <HAL_RCC_OscConfig+0x774>)
- 800b4e4: 4013 ands r3, r2
- 800b4e6: 687a ldr r2, [r7, #4]
- 800b4e8: 6a91 ldr r1, [r2, #40] @ 0x28
- 800b4ea: 687a ldr r2, [r7, #4]
- 800b4ec: 6ad2 ldr r2, [r2, #44] @ 0x2c
- 800b4ee: 0112 lsls r2, r2, #4
- 800b4f0: 430a orrs r2, r1
- 800b4f2: 4931 ldr r1, [pc, #196] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b4f4: 4313 orrs r3, r2
- 800b4f6: 628b str r3, [r1, #40] @ 0x28
- 800b4f8: 687b ldr r3, [r7, #4]
- 800b4fa: 6b1b ldr r3, [r3, #48] @ 0x30
- 800b4fc: 3b01 subs r3, #1
- 800b4fe: f3c3 0208 ubfx r2, r3, #0, #9
- 800b502: 687b ldr r3, [r7, #4]
- 800b504: 6b5b ldr r3, [r3, #52] @ 0x34
- 800b506: 3b01 subs r3, #1
- 800b508: 025b lsls r3, r3, #9
- 800b50a: b29b uxth r3, r3
- 800b50c: 431a orrs r2, r3
- 800b50e: 687b ldr r3, [r7, #4]
- 800b510: 6b9b ldr r3, [r3, #56] @ 0x38
- 800b512: 3b01 subs r3, #1
- 800b514: 041b lsls r3, r3, #16
- 800b516: f403 03fe and.w r3, r3, #8323072 @ 0x7f0000
- 800b51a: 431a orrs r2, r3
- 800b51c: 687b ldr r3, [r7, #4]
- 800b51e: 6bdb ldr r3, [r3, #60] @ 0x3c
- 800b520: 3b01 subs r3, #1
- 800b522: 061b lsls r3, r3, #24
- 800b524: f003 43fe and.w r3, r3, #2130706432 @ 0x7f000000
- 800b528: 4923 ldr r1, [pc, #140] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b52a: 4313 orrs r3, r2
- 800b52c: 630b str r3, [r1, #48] @ 0x30
- RCC_OscInitStruct->PLL.PLLP,
- RCC_OscInitStruct->PLL.PLLQ,
- RCC_OscInitStruct->PLL.PLLR);
- /* Disable PLLFRACN . */
- __HAL_RCC_PLLFRACN_DISABLE();
- 800b52e: 4b22 ldr r3, [pc, #136] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b530: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b532: 4a21 ldr r2, [pc, #132] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b534: f023 0301 bic.w r3, r3, #1
- 800b538: 62d3 str r3, [r2, #44] @ 0x2c
- /* Configure PLL PLL1FRACN */
- __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
- 800b53a: 4b1f ldr r3, [pc, #124] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b53c: 6b5a ldr r2, [r3, #52] @ 0x34
- 800b53e: 4b21 ldr r3, [pc, #132] @ (800b5c4 <HAL_RCC_OscConfig+0x778>)
- 800b540: 4013 ands r3, r2
- 800b542: 687a ldr r2, [r7, #4]
- 800b544: 6c92 ldr r2, [r2, #72] @ 0x48
- 800b546: 00d2 lsls r2, r2, #3
- 800b548: 491b ldr r1, [pc, #108] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b54a: 4313 orrs r3, r2
- 800b54c: 634b str r3, [r1, #52] @ 0x34
- /* Select PLL1 input reference frequency range: VCI */
- __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
- 800b54e: 4b1a ldr r3, [pc, #104] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b550: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b552: f023 020c bic.w r2, r3, #12
- 800b556: 687b ldr r3, [r7, #4]
- 800b558: 6c1b ldr r3, [r3, #64] @ 0x40
- 800b55a: 4917 ldr r1, [pc, #92] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b55c: 4313 orrs r3, r2
- 800b55e: 62cb str r3, [r1, #44] @ 0x2c
- /* Select PLL1 output frequency range : VCO */
- __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
- 800b560: 4b15 ldr r3, [pc, #84] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b562: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b564: f023 0202 bic.w r2, r3, #2
- 800b568: 687b ldr r3, [r7, #4]
- 800b56a: 6c5b ldr r3, [r3, #68] @ 0x44
- 800b56c: 4912 ldr r1, [pc, #72] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b56e: 4313 orrs r3, r2
- 800b570: 62cb str r3, [r1, #44] @ 0x2c
- /* Enable PLL System Clock output. */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
- 800b572: 4b11 ldr r3, [pc, #68] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b574: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b576: 4a10 ldr r2, [pc, #64] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b578: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800b57c: 62d3 str r3, [r2, #44] @ 0x2c
- /* Enable PLL1Q Clock output. */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800b57e: 4b0e ldr r3, [pc, #56] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b580: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b582: 4a0d ldr r2, [pc, #52] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b584: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800b588: 62d3 str r3, [r2, #44] @ 0x2c
- /* Enable PLL1R Clock output. */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
- 800b58a: 4b0b ldr r3, [pc, #44] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b58c: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b58e: 4a0a ldr r2, [pc, #40] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b590: f443 2380 orr.w r3, r3, #262144 @ 0x40000
- 800b594: 62d3 str r3, [r2, #44] @ 0x2c
- /* Enable PLL1FRACN . */
- __HAL_RCC_PLLFRACN_ENABLE();
- 800b596: 4b08 ldr r3, [pc, #32] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b598: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b59a: 4a07 ldr r2, [pc, #28] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b59c: f043 0301 orr.w r3, r3, #1
- 800b5a0: 62d3 str r3, [r2, #44] @ 0x2c
- /* Enable the main PLL. */
- __HAL_RCC_PLL_ENABLE();
- 800b5a2: 4b05 ldr r3, [pc, #20] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b5a4: 681b ldr r3, [r3, #0]
- 800b5a6: 4a04 ldr r2, [pc, #16] @ (800b5b8 <HAL_RCC_OscConfig+0x76c>)
- 800b5a8: f043 7380 orr.w r3, r3, #16777216 @ 0x1000000
- 800b5ac: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b5ae: f7f9 ff15 bl 80053dc <HAL_GetTick>
- 800b5b2: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till PLL is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
- 800b5b4: e011 b.n 800b5da <HAL_RCC_OscConfig+0x78e>
- 800b5b6: bf00 nop
- 800b5b8: 58024400 .word 0x58024400
- 800b5bc: 58024800 .word 0x58024800
- 800b5c0: fffffc0c .word 0xfffffc0c
- 800b5c4: ffff0007 .word 0xffff0007
- {
- if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
- 800b5c8: f7f9 ff08 bl 80053dc <HAL_GetTick>
- 800b5cc: 4602 mov r2, r0
- 800b5ce: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b5d0: 1ad3 subs r3, r2, r3
- 800b5d2: 2b02 cmp r3, #2
- 800b5d4: d901 bls.n 800b5da <HAL_RCC_OscConfig+0x78e>
- {
- return HAL_TIMEOUT;
- 800b5d6: 2303 movs r3, #3
- 800b5d8: e08a b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
- 800b5da: 4b47 ldr r3, [pc, #284] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b5dc: 681b ldr r3, [r3, #0]
- 800b5de: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800b5e2: 2b00 cmp r3, #0
- 800b5e4: d0f0 beq.n 800b5c8 <HAL_RCC_OscConfig+0x77c>
- 800b5e6: e082 b.n 800b6ee <HAL_RCC_OscConfig+0x8a2>
- }
- }
- else
- {
- /* Disable the main PLL. */
- __HAL_RCC_PLL_DISABLE();
- 800b5e8: 4b43 ldr r3, [pc, #268] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b5ea: 681b ldr r3, [r3, #0]
- 800b5ec: 4a42 ldr r2, [pc, #264] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b5ee: f023 7380 bic.w r3, r3, #16777216 @ 0x1000000
- 800b5f2: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b5f4: f7f9 fef2 bl 80053dc <HAL_GetTick>
- 800b5f8: 6278 str r0, [r7, #36] @ 0x24
- /* Wait till PLL is disabled */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
- 800b5fa: e008 b.n 800b60e <HAL_RCC_OscConfig+0x7c2>
- {
- if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
- 800b5fc: f7f9 feee bl 80053dc <HAL_GetTick>
- 800b600: 4602 mov r2, r0
- 800b602: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b604: 1ad3 subs r3, r2, r3
- 800b606: 2b02 cmp r3, #2
- 800b608: d901 bls.n 800b60e <HAL_RCC_OscConfig+0x7c2>
- {
- return HAL_TIMEOUT;
- 800b60a: 2303 movs r3, #3
- 800b60c: e070 b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
- 800b60e: 4b3a ldr r3, [pc, #232] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b610: 681b ldr r3, [r3, #0]
- 800b612: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800b616: 2b00 cmp r3, #0
- 800b618: d1f0 bne.n 800b5fc <HAL_RCC_OscConfig+0x7b0>
- 800b61a: e068 b.n 800b6ee <HAL_RCC_OscConfig+0x8a2>
- }
- }
- else
- {
- /* Do not return HAL_ERROR if request repeats the current configuration */
- temp1_pllckcfg = RCC->PLLCKSELR;
- 800b61c: 4b36 ldr r3, [pc, #216] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b61e: 6a9b ldr r3, [r3, #40] @ 0x28
- 800b620: 613b str r3, [r7, #16]
- temp2_pllckcfg = RCC->PLL1DIVR;
- 800b622: 4b35 ldr r3, [pc, #212] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b624: 6b1b ldr r3, [r3, #48] @ 0x30
- 800b626: 60fb str r3, [r7, #12]
- if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
- 800b628: 687b ldr r3, [r7, #4]
- 800b62a: 6a5b ldr r3, [r3, #36] @ 0x24
- 800b62c: 2b01 cmp r3, #1
- 800b62e: d031 beq.n 800b694 <HAL_RCC_OscConfig+0x848>
- (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
- 800b630: 693b ldr r3, [r7, #16]
- 800b632: f003 0203 and.w r2, r3, #3
- 800b636: 687b ldr r3, [r7, #4]
- 800b638: 6a9b ldr r3, [r3, #40] @ 0x28
- if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
- 800b63a: 429a cmp r2, r3
- 800b63c: d12a bne.n 800b694 <HAL_RCC_OscConfig+0x848>
- ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
- 800b63e: 693b ldr r3, [r7, #16]
- 800b640: 091b lsrs r3, r3, #4
- 800b642: f003 023f and.w r2, r3, #63 @ 0x3f
- 800b646: 687b ldr r3, [r7, #4]
- 800b648: 6adb ldr r3, [r3, #44] @ 0x2c
- (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
- 800b64a: 429a cmp r2, r3
- 800b64c: d122 bne.n 800b694 <HAL_RCC_OscConfig+0x848>
- (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
- 800b64e: 68fb ldr r3, [r7, #12]
- 800b650: f3c3 0208 ubfx r2, r3, #0, #9
- 800b654: 687b ldr r3, [r7, #4]
- 800b656: 6b1b ldr r3, [r3, #48] @ 0x30
- 800b658: 3b01 subs r3, #1
- ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
- 800b65a: 429a cmp r2, r3
- 800b65c: d11a bne.n 800b694 <HAL_RCC_OscConfig+0x848>
- ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
- 800b65e: 68fb ldr r3, [r7, #12]
- 800b660: 0a5b lsrs r3, r3, #9
- 800b662: f003 027f and.w r2, r3, #127 @ 0x7f
- 800b666: 687b ldr r3, [r7, #4]
- 800b668: 6b5b ldr r3, [r3, #52] @ 0x34
- 800b66a: 3b01 subs r3, #1
- (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
- 800b66c: 429a cmp r2, r3
- 800b66e: d111 bne.n 800b694 <HAL_RCC_OscConfig+0x848>
- ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
- 800b670: 68fb ldr r3, [r7, #12]
- 800b672: 0c1b lsrs r3, r3, #16
- 800b674: f003 027f and.w r2, r3, #127 @ 0x7f
- 800b678: 687b ldr r3, [r7, #4]
- 800b67a: 6b9b ldr r3, [r3, #56] @ 0x38
- 800b67c: 3b01 subs r3, #1
- ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
- 800b67e: 429a cmp r2, r3
- 800b680: d108 bne.n 800b694 <HAL_RCC_OscConfig+0x848>
- ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
- 800b682: 68fb ldr r3, [r7, #12]
- 800b684: 0e1b lsrs r3, r3, #24
- 800b686: f003 027f and.w r2, r3, #127 @ 0x7f
- 800b68a: 687b ldr r3, [r7, #4]
- 800b68c: 6bdb ldr r3, [r3, #60] @ 0x3c
- 800b68e: 3b01 subs r3, #1
- ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
- 800b690: 429a cmp r2, r3
- 800b692: d001 beq.n 800b698 <HAL_RCC_OscConfig+0x84c>
- {
- return HAL_ERROR;
- 800b694: 2301 movs r3, #1
- 800b696: e02b b.n 800b6f0 <HAL_RCC_OscConfig+0x8a4>
- }
- else
- {
- /* Check if only fractional part needs to be updated */
- temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
- 800b698: 4b17 ldr r3, [pc, #92] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b69a: 6b5b ldr r3, [r3, #52] @ 0x34
- 800b69c: 08db lsrs r3, r3, #3
- 800b69e: f3c3 030c ubfx r3, r3, #0, #13
- 800b6a2: 613b str r3, [r7, #16]
- if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
- 800b6a4: 687b ldr r3, [r7, #4]
- 800b6a6: 6c9b ldr r3, [r3, #72] @ 0x48
- 800b6a8: 693a ldr r2, [r7, #16]
- 800b6aa: 429a cmp r2, r3
- 800b6ac: d01f beq.n 800b6ee <HAL_RCC_OscConfig+0x8a2>
- {
- assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
- /* Disable PLL1FRACEN */
- __HAL_RCC_PLLFRACN_DISABLE();
- 800b6ae: 4b12 ldr r3, [pc, #72] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b6b0: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b6b2: 4a11 ldr r2, [pc, #68] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b6b4: f023 0301 bic.w r3, r3, #1
- 800b6b8: 62d3 str r3, [r2, #44] @ 0x2c
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b6ba: f7f9 fe8f bl 80053dc <HAL_GetTick>
- 800b6be: 6278 str r0, [r7, #36] @ 0x24
- /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
- while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
- 800b6c0: bf00 nop
- 800b6c2: f7f9 fe8b bl 80053dc <HAL_GetTick>
- 800b6c6: 4602 mov r2, r0
- 800b6c8: 6a7b ldr r3, [r7, #36] @ 0x24
- 800b6ca: 4293 cmp r3, r2
- 800b6cc: d0f9 beq.n 800b6c2 <HAL_RCC_OscConfig+0x876>
- {
- }
- /* Configure PLL1 PLL1FRACN */
- __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
- 800b6ce: 4b0a ldr r3, [pc, #40] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b6d0: 6b5a ldr r2, [r3, #52] @ 0x34
- 800b6d2: 4b0a ldr r3, [pc, #40] @ (800b6fc <HAL_RCC_OscConfig+0x8b0>)
- 800b6d4: 4013 ands r3, r2
- 800b6d6: 687a ldr r2, [r7, #4]
- 800b6d8: 6c92 ldr r2, [r2, #72] @ 0x48
- 800b6da: 00d2 lsls r2, r2, #3
- 800b6dc: 4906 ldr r1, [pc, #24] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b6de: 4313 orrs r3, r2
- 800b6e0: 634b str r3, [r1, #52] @ 0x34
- /* Enable PLL1FRACEN to latch new value. */
- __HAL_RCC_PLLFRACN_ENABLE();
- 800b6e2: 4b05 ldr r3, [pc, #20] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b6e4: 6adb ldr r3, [r3, #44] @ 0x2c
- 800b6e6: 4a04 ldr r2, [pc, #16] @ (800b6f8 <HAL_RCC_OscConfig+0x8ac>)
- 800b6e8: f043 0301 orr.w r3, r3, #1
- 800b6ec: 62d3 str r3, [r2, #44] @ 0x2c
- }
- }
- }
- }
- return HAL_OK;
- 800b6ee: 2300 movs r3, #0
- }
- 800b6f0: 4618 mov r0, r3
- 800b6f2: 3730 adds r7, #48 @ 0x30
- 800b6f4: 46bd mov sp, r7
- 800b6f6: bd80 pop {r7, pc}
- 800b6f8: 58024400 .word 0x58024400
- 800b6fc: ffff0007 .word 0xffff0007
- 0800b700 <HAL_RCC_ClockConfig>:
- * D1CPRE[3:0] bits to ensure that Domain1 core clock not exceed the maximum allowed frequency
- * (for more details refer to section above "Initialization/de-initialization functions")
- * @retval None
- */
- HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
- {
- 800b700: b580 push {r7, lr}
- 800b702: b086 sub sp, #24
- 800b704: af00 add r7, sp, #0
- 800b706: 6078 str r0, [r7, #4]
- 800b708: 6039 str r1, [r7, #0]
- HAL_StatusTypeDef halstatus;
- uint32_t tickstart;
- uint32_t common_system_clock;
- /* Check Null pointer */
- if (RCC_ClkInitStruct == NULL)
- 800b70a: 687b ldr r3, [r7, #4]
- 800b70c: 2b00 cmp r3, #0
- 800b70e: d101 bne.n 800b714 <HAL_RCC_ClockConfig+0x14>
- {
- return HAL_ERROR;
- 800b710: 2301 movs r3, #1
- 800b712: e19c b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
- must be correctly programmed according to the frequency of the CPU clock
- (HCLK) and the supply voltage of the device. */
- /* Increasing the CPU frequency */
- if (FLatency > __HAL_FLASH_GET_LATENCY())
- 800b714: 4b8a ldr r3, [pc, #552] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b716: 681b ldr r3, [r3, #0]
- 800b718: f003 030f and.w r3, r3, #15
- 800b71c: 683a ldr r2, [r7, #0]
- 800b71e: 429a cmp r2, r3
- 800b720: d910 bls.n 800b744 <HAL_RCC_ClockConfig+0x44>
- {
- /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
- __HAL_FLASH_SET_LATENCY(FLatency);
- 800b722: 4b87 ldr r3, [pc, #540] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b724: 681b ldr r3, [r3, #0]
- 800b726: f023 020f bic.w r2, r3, #15
- 800b72a: 4985 ldr r1, [pc, #532] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b72c: 683b ldr r3, [r7, #0]
- 800b72e: 4313 orrs r3, r2
- 800b730: 600b str r3, [r1, #0]
- /* Check that the new number of wait states is taken into account to access the Flash
- memory by reading the FLASH_ACR register */
- if (__HAL_FLASH_GET_LATENCY() != FLatency)
- 800b732: 4b83 ldr r3, [pc, #524] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b734: 681b ldr r3, [r3, #0]
- 800b736: f003 030f and.w r3, r3, #15
- 800b73a: 683a ldr r2, [r7, #0]
- 800b73c: 429a cmp r2, r3
- 800b73e: d001 beq.n 800b744 <HAL_RCC_ClockConfig+0x44>
- {
- return HAL_ERROR;
- 800b740: 2301 movs r3, #1
- 800b742: e184 b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- }
- /* Increasing the BUS frequency divider */
- /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
- 800b744: 687b ldr r3, [r7, #4]
- 800b746: 681b ldr r3, [r3, #0]
- 800b748: f003 0304 and.w r3, r3, #4
- 800b74c: 2b00 cmp r3, #0
- 800b74e: d010 beq.n 800b772 <HAL_RCC_ClockConfig+0x72>
- {
- #if defined (RCC_D1CFGR_D1PPRE)
- if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
- 800b750: 687b ldr r3, [r7, #4]
- 800b752: 691a ldr r2, [r3, #16]
- 800b754: 4b7b ldr r3, [pc, #492] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b756: 699b ldr r3, [r3, #24]
- 800b758: f003 0370 and.w r3, r3, #112 @ 0x70
- 800b75c: 429a cmp r2, r3
- 800b75e: d908 bls.n 800b772 <HAL_RCC_ClockConfig+0x72>
- {
- assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
- MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
- 800b760: 4b78 ldr r3, [pc, #480] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b762: 699b ldr r3, [r3, #24]
- 800b764: f023 0270 bic.w r2, r3, #112 @ 0x70
- 800b768: 687b ldr r3, [r7, #4]
- 800b76a: 691b ldr r3, [r3, #16]
- 800b76c: 4975 ldr r1, [pc, #468] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b76e: 4313 orrs r3, r2
- 800b770: 618b str r3, [r1, #24]
- }
- #endif
- }
- /*-------------------------- PCLK1 Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
- 800b772: 687b ldr r3, [r7, #4]
- 800b774: 681b ldr r3, [r3, #0]
- 800b776: f003 0308 and.w r3, r3, #8
- 800b77a: 2b00 cmp r3, #0
- 800b77c: d010 beq.n 800b7a0 <HAL_RCC_ClockConfig+0xa0>
- {
- #if defined (RCC_D2CFGR_D2PPRE1)
- if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
- 800b77e: 687b ldr r3, [r7, #4]
- 800b780: 695a ldr r2, [r3, #20]
- 800b782: 4b70 ldr r3, [pc, #448] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b784: 69db ldr r3, [r3, #28]
- 800b786: f003 0370 and.w r3, r3, #112 @ 0x70
- 800b78a: 429a cmp r2, r3
- 800b78c: d908 bls.n 800b7a0 <HAL_RCC_ClockConfig+0xa0>
- {
- assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
- MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
- 800b78e: 4b6d ldr r3, [pc, #436] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b790: 69db ldr r3, [r3, #28]
- 800b792: f023 0270 bic.w r2, r3, #112 @ 0x70
- 800b796: 687b ldr r3, [r7, #4]
- 800b798: 695b ldr r3, [r3, #20]
- 800b79a: 496a ldr r1, [pc, #424] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b79c: 4313 orrs r3, r2
- 800b79e: 61cb str r3, [r1, #28]
- MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
- }
- #endif
- }
- /*-------------------------- PCLK2 Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
- 800b7a0: 687b ldr r3, [r7, #4]
- 800b7a2: 681b ldr r3, [r3, #0]
- 800b7a4: f003 0310 and.w r3, r3, #16
- 800b7a8: 2b00 cmp r3, #0
- 800b7aa: d010 beq.n 800b7ce <HAL_RCC_ClockConfig+0xce>
- {
- #if defined(RCC_D2CFGR_D2PPRE2)
- if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
- 800b7ac: 687b ldr r3, [r7, #4]
- 800b7ae: 699a ldr r2, [r3, #24]
- 800b7b0: 4b64 ldr r3, [pc, #400] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b7b2: 69db ldr r3, [r3, #28]
- 800b7b4: f403 63e0 and.w r3, r3, #1792 @ 0x700
- 800b7b8: 429a cmp r2, r3
- 800b7ba: d908 bls.n 800b7ce <HAL_RCC_ClockConfig+0xce>
- {
- assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
- MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
- 800b7bc: 4b61 ldr r3, [pc, #388] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b7be: 69db ldr r3, [r3, #28]
- 800b7c0: f423 62e0 bic.w r2, r3, #1792 @ 0x700
- 800b7c4: 687b ldr r3, [r7, #4]
- 800b7c6: 699b ldr r3, [r3, #24]
- 800b7c8: 495e ldr r1, [pc, #376] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b7ca: 4313 orrs r3, r2
- 800b7cc: 61cb str r3, [r1, #28]
- }
- #endif
- }
- /*-------------------------- D3PCLK1 Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
- 800b7ce: 687b ldr r3, [r7, #4]
- 800b7d0: 681b ldr r3, [r3, #0]
- 800b7d2: f003 0320 and.w r3, r3, #32
- 800b7d6: 2b00 cmp r3, #0
- 800b7d8: d010 beq.n 800b7fc <HAL_RCC_ClockConfig+0xfc>
- {
- #if defined(RCC_D3CFGR_D3PPRE)
- if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
- 800b7da: 687b ldr r3, [r7, #4]
- 800b7dc: 69da ldr r2, [r3, #28]
- 800b7de: 4b59 ldr r3, [pc, #356] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b7e0: 6a1b ldr r3, [r3, #32]
- 800b7e2: f003 0370 and.w r3, r3, #112 @ 0x70
- 800b7e6: 429a cmp r2, r3
- 800b7e8: d908 bls.n 800b7fc <HAL_RCC_ClockConfig+0xfc>
- {
- assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
- MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
- 800b7ea: 4b56 ldr r3, [pc, #344] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b7ec: 6a1b ldr r3, [r3, #32]
- 800b7ee: f023 0270 bic.w r2, r3, #112 @ 0x70
- 800b7f2: 687b ldr r3, [r7, #4]
- 800b7f4: 69db ldr r3, [r3, #28]
- 800b7f6: 4953 ldr r1, [pc, #332] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b7f8: 4313 orrs r3, r2
- 800b7fa: 620b str r3, [r1, #32]
- }
- #endif
- }
- /*-------------------------- HCLK Configuration --------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
- 800b7fc: 687b ldr r3, [r7, #4]
- 800b7fe: 681b ldr r3, [r3, #0]
- 800b800: f003 0302 and.w r3, r3, #2
- 800b804: 2b00 cmp r3, #0
- 800b806: d010 beq.n 800b82a <HAL_RCC_ClockConfig+0x12a>
- {
- #if defined (RCC_D1CFGR_HPRE)
- if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
- 800b808: 687b ldr r3, [r7, #4]
- 800b80a: 68da ldr r2, [r3, #12]
- 800b80c: 4b4d ldr r3, [pc, #308] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b80e: 699b ldr r3, [r3, #24]
- 800b810: f003 030f and.w r3, r3, #15
- 800b814: 429a cmp r2, r3
- 800b816: d908 bls.n 800b82a <HAL_RCC_ClockConfig+0x12a>
- {
- /* Set the new HCLK clock divider */
- assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
- MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
- 800b818: 4b4a ldr r3, [pc, #296] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b81a: 699b ldr r3, [r3, #24]
- 800b81c: f023 020f bic.w r2, r3, #15
- 800b820: 687b ldr r3, [r7, #4]
- 800b822: 68db ldr r3, [r3, #12]
- 800b824: 4947 ldr r1, [pc, #284] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b826: 4313 orrs r3, r2
- 800b828: 618b str r3, [r1, #24]
- }
- #endif
- }
- /*------------------------- SYSCLK Configuration -------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
- 800b82a: 687b ldr r3, [r7, #4]
- 800b82c: 681b ldr r3, [r3, #0]
- 800b82e: f003 0301 and.w r3, r3, #1
- 800b832: 2b00 cmp r3, #0
- 800b834: d055 beq.n 800b8e2 <HAL_RCC_ClockConfig+0x1e2>
- {
- assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
- assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
- #if defined(RCC_D1CFGR_D1CPRE)
- MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
- 800b836: 4b43 ldr r3, [pc, #268] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b838: 699b ldr r3, [r3, #24]
- 800b83a: f423 6270 bic.w r2, r3, #3840 @ 0xf00
- 800b83e: 687b ldr r3, [r7, #4]
- 800b840: 689b ldr r3, [r3, #8]
- 800b842: 4940 ldr r1, [pc, #256] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b844: 4313 orrs r3, r2
- 800b846: 618b str r3, [r1, #24]
- #else
- MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
- #endif
- /* HSE is selected as System Clock Source */
- if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
- 800b848: 687b ldr r3, [r7, #4]
- 800b84a: 685b ldr r3, [r3, #4]
- 800b84c: 2b02 cmp r3, #2
- 800b84e: d107 bne.n 800b860 <HAL_RCC_ClockConfig+0x160>
- {
- /* Check the HSE ready flag */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
- 800b850: 4b3c ldr r3, [pc, #240] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b852: 681b ldr r3, [r3, #0]
- 800b854: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800b858: 2b00 cmp r3, #0
- 800b85a: d121 bne.n 800b8a0 <HAL_RCC_ClockConfig+0x1a0>
- {
- return HAL_ERROR;
- 800b85c: 2301 movs r3, #1
- 800b85e: e0f6 b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- }
- }
- /* PLL is selected as System Clock Source */
- else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
- 800b860: 687b ldr r3, [r7, #4]
- 800b862: 685b ldr r3, [r3, #4]
- 800b864: 2b03 cmp r3, #3
- 800b866: d107 bne.n 800b878 <HAL_RCC_ClockConfig+0x178>
- {
- /* Check the PLL ready flag */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
- 800b868: 4b36 ldr r3, [pc, #216] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b86a: 681b ldr r3, [r3, #0]
- 800b86c: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800b870: 2b00 cmp r3, #0
- 800b872: d115 bne.n 800b8a0 <HAL_RCC_ClockConfig+0x1a0>
- {
- return HAL_ERROR;
- 800b874: 2301 movs r3, #1
- 800b876: e0ea b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- }
- }
- /* CSI is selected as System Clock Source */
- else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
- 800b878: 687b ldr r3, [r7, #4]
- 800b87a: 685b ldr r3, [r3, #4]
- 800b87c: 2b01 cmp r3, #1
- 800b87e: d107 bne.n 800b890 <HAL_RCC_ClockConfig+0x190>
- {
- /* Check the PLL ready flag */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
- 800b880: 4b30 ldr r3, [pc, #192] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b882: 681b ldr r3, [r3, #0]
- 800b884: f403 7380 and.w r3, r3, #256 @ 0x100
- 800b888: 2b00 cmp r3, #0
- 800b88a: d109 bne.n 800b8a0 <HAL_RCC_ClockConfig+0x1a0>
- {
- return HAL_ERROR;
- 800b88c: 2301 movs r3, #1
- 800b88e: e0de b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- }
- /* HSI is selected as System Clock Source */
- else
- {
- /* Check the HSI ready flag */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
- 800b890: 4b2c ldr r3, [pc, #176] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b892: 681b ldr r3, [r3, #0]
- 800b894: f003 0304 and.w r3, r3, #4
- 800b898: 2b00 cmp r3, #0
- 800b89a: d101 bne.n 800b8a0 <HAL_RCC_ClockConfig+0x1a0>
- {
- return HAL_ERROR;
- 800b89c: 2301 movs r3, #1
- 800b89e: e0d6 b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- }
- }
- MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
- 800b8a0: 4b28 ldr r3, [pc, #160] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b8a2: 691b ldr r3, [r3, #16]
- 800b8a4: f023 0207 bic.w r2, r3, #7
- 800b8a8: 687b ldr r3, [r7, #4]
- 800b8aa: 685b ldr r3, [r3, #4]
- 800b8ac: 4925 ldr r1, [pc, #148] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b8ae: 4313 orrs r3, r2
- 800b8b0: 610b str r3, [r1, #16]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800b8b2: f7f9 fd93 bl 80053dc <HAL_GetTick>
- 800b8b6: 6178 str r0, [r7, #20]
- while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
- 800b8b8: e00a b.n 800b8d0 <HAL_RCC_ClockConfig+0x1d0>
- {
- if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
- 800b8ba: f7f9 fd8f bl 80053dc <HAL_GetTick>
- 800b8be: 4602 mov r2, r0
- 800b8c0: 697b ldr r3, [r7, #20]
- 800b8c2: 1ad3 subs r3, r2, r3
- 800b8c4: f241 3288 movw r2, #5000 @ 0x1388
- 800b8c8: 4293 cmp r3, r2
- 800b8ca: d901 bls.n 800b8d0 <HAL_RCC_ClockConfig+0x1d0>
- {
- return HAL_TIMEOUT;
- 800b8cc: 2303 movs r3, #3
- 800b8ce: e0be b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
- 800b8d0: 4b1c ldr r3, [pc, #112] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b8d2: 691b ldr r3, [r3, #16]
- 800b8d4: f003 0238 and.w r2, r3, #56 @ 0x38
- 800b8d8: 687b ldr r3, [r7, #4]
- 800b8da: 685b ldr r3, [r3, #4]
- 800b8dc: 00db lsls r3, r3, #3
- 800b8de: 429a cmp r2, r3
- 800b8e0: d1eb bne.n 800b8ba <HAL_RCC_ClockConfig+0x1ba>
- }
- /* Decreasing the BUS frequency divider */
- /*-------------------------- HCLK Configuration --------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
- 800b8e2: 687b ldr r3, [r7, #4]
- 800b8e4: 681b ldr r3, [r3, #0]
- 800b8e6: f003 0302 and.w r3, r3, #2
- 800b8ea: 2b00 cmp r3, #0
- 800b8ec: d010 beq.n 800b910 <HAL_RCC_ClockConfig+0x210>
- {
- #if defined(RCC_D1CFGR_HPRE)
- if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
- 800b8ee: 687b ldr r3, [r7, #4]
- 800b8f0: 68da ldr r2, [r3, #12]
- 800b8f2: 4b14 ldr r3, [pc, #80] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b8f4: 699b ldr r3, [r3, #24]
- 800b8f6: f003 030f and.w r3, r3, #15
- 800b8fa: 429a cmp r2, r3
- 800b8fc: d208 bcs.n 800b910 <HAL_RCC_ClockConfig+0x210>
- {
- /* Set the new HCLK clock divider */
- assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
- MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
- 800b8fe: 4b11 ldr r3, [pc, #68] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b900: 699b ldr r3, [r3, #24]
- 800b902: f023 020f bic.w r2, r3, #15
- 800b906: 687b ldr r3, [r7, #4]
- 800b908: 68db ldr r3, [r3, #12]
- 800b90a: 490e ldr r1, [pc, #56] @ (800b944 <HAL_RCC_ClockConfig+0x244>)
- 800b90c: 4313 orrs r3, r2
- 800b90e: 618b str r3, [r1, #24]
- }
- #endif
- }
- /* Decreasing the number of wait states because of lower CPU frequency */
- if (FLatency < __HAL_FLASH_GET_LATENCY())
- 800b910: 4b0b ldr r3, [pc, #44] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b912: 681b ldr r3, [r3, #0]
- 800b914: f003 030f and.w r3, r3, #15
- 800b918: 683a ldr r2, [r7, #0]
- 800b91a: 429a cmp r2, r3
- 800b91c: d214 bcs.n 800b948 <HAL_RCC_ClockConfig+0x248>
- {
- /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
- __HAL_FLASH_SET_LATENCY(FLatency);
- 800b91e: 4b08 ldr r3, [pc, #32] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b920: 681b ldr r3, [r3, #0]
- 800b922: f023 020f bic.w r2, r3, #15
- 800b926: 4906 ldr r1, [pc, #24] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b928: 683b ldr r3, [r7, #0]
- 800b92a: 4313 orrs r3, r2
- 800b92c: 600b str r3, [r1, #0]
- /* Check that the new number of wait states is taken into account to access the Flash
- memory by reading the FLASH_ACR register */
- if (__HAL_FLASH_GET_LATENCY() != FLatency)
- 800b92e: 4b04 ldr r3, [pc, #16] @ (800b940 <HAL_RCC_ClockConfig+0x240>)
- 800b930: 681b ldr r3, [r3, #0]
- 800b932: f003 030f and.w r3, r3, #15
- 800b936: 683a ldr r2, [r7, #0]
- 800b938: 429a cmp r2, r3
- 800b93a: d005 beq.n 800b948 <HAL_RCC_ClockConfig+0x248>
- {
- return HAL_ERROR;
- 800b93c: 2301 movs r3, #1
- 800b93e: e086 b.n 800ba4e <HAL_RCC_ClockConfig+0x34e>
- 800b940: 52002000 .word 0x52002000
- 800b944: 58024400 .word 0x58024400
- }
- }
- /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
- 800b948: 687b ldr r3, [r7, #4]
- 800b94a: 681b ldr r3, [r3, #0]
- 800b94c: f003 0304 and.w r3, r3, #4
- 800b950: 2b00 cmp r3, #0
- 800b952: d010 beq.n 800b976 <HAL_RCC_ClockConfig+0x276>
- {
- #if defined(RCC_D1CFGR_D1PPRE)
- if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
- 800b954: 687b ldr r3, [r7, #4]
- 800b956: 691a ldr r2, [r3, #16]
- 800b958: 4b3f ldr r3, [pc, #252] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b95a: 699b ldr r3, [r3, #24]
- 800b95c: f003 0370 and.w r3, r3, #112 @ 0x70
- 800b960: 429a cmp r2, r3
- 800b962: d208 bcs.n 800b976 <HAL_RCC_ClockConfig+0x276>
- {
- assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
- MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
- 800b964: 4b3c ldr r3, [pc, #240] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b966: 699b ldr r3, [r3, #24]
- 800b968: f023 0270 bic.w r2, r3, #112 @ 0x70
- 800b96c: 687b ldr r3, [r7, #4]
- 800b96e: 691b ldr r3, [r3, #16]
- 800b970: 4939 ldr r1, [pc, #228] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b972: 4313 orrs r3, r2
- 800b974: 618b str r3, [r1, #24]
- }
- #endif
- }
- /*-------------------------- PCLK1 Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
- 800b976: 687b ldr r3, [r7, #4]
- 800b978: 681b ldr r3, [r3, #0]
- 800b97a: f003 0308 and.w r3, r3, #8
- 800b97e: 2b00 cmp r3, #0
- 800b980: d010 beq.n 800b9a4 <HAL_RCC_ClockConfig+0x2a4>
- {
- #if defined(RCC_D2CFGR_D2PPRE1)
- if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
- 800b982: 687b ldr r3, [r7, #4]
- 800b984: 695a ldr r2, [r3, #20]
- 800b986: 4b34 ldr r3, [pc, #208] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b988: 69db ldr r3, [r3, #28]
- 800b98a: f003 0370 and.w r3, r3, #112 @ 0x70
- 800b98e: 429a cmp r2, r3
- 800b990: d208 bcs.n 800b9a4 <HAL_RCC_ClockConfig+0x2a4>
- {
- assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
- MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
- 800b992: 4b31 ldr r3, [pc, #196] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b994: 69db ldr r3, [r3, #28]
- 800b996: f023 0270 bic.w r2, r3, #112 @ 0x70
- 800b99a: 687b ldr r3, [r7, #4]
- 800b99c: 695b ldr r3, [r3, #20]
- 800b99e: 492e ldr r1, [pc, #184] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b9a0: 4313 orrs r3, r2
- 800b9a2: 61cb str r3, [r1, #28]
- }
- #endif
- }
- /*-------------------------- PCLK2 Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
- 800b9a4: 687b ldr r3, [r7, #4]
- 800b9a6: 681b ldr r3, [r3, #0]
- 800b9a8: f003 0310 and.w r3, r3, #16
- 800b9ac: 2b00 cmp r3, #0
- 800b9ae: d010 beq.n 800b9d2 <HAL_RCC_ClockConfig+0x2d2>
- {
- #if defined (RCC_D2CFGR_D2PPRE2)
- if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
- 800b9b0: 687b ldr r3, [r7, #4]
- 800b9b2: 699a ldr r2, [r3, #24]
- 800b9b4: 4b28 ldr r3, [pc, #160] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b9b6: 69db ldr r3, [r3, #28]
- 800b9b8: f403 63e0 and.w r3, r3, #1792 @ 0x700
- 800b9bc: 429a cmp r2, r3
- 800b9be: d208 bcs.n 800b9d2 <HAL_RCC_ClockConfig+0x2d2>
- {
- assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
- MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
- 800b9c0: 4b25 ldr r3, [pc, #148] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b9c2: 69db ldr r3, [r3, #28]
- 800b9c4: f423 62e0 bic.w r2, r3, #1792 @ 0x700
- 800b9c8: 687b ldr r3, [r7, #4]
- 800b9ca: 699b ldr r3, [r3, #24]
- 800b9cc: 4922 ldr r1, [pc, #136] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b9ce: 4313 orrs r3, r2
- 800b9d0: 61cb str r3, [r1, #28]
- }
- #endif
- }
- /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
- if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
- 800b9d2: 687b ldr r3, [r7, #4]
- 800b9d4: 681b ldr r3, [r3, #0]
- 800b9d6: f003 0320 and.w r3, r3, #32
- 800b9da: 2b00 cmp r3, #0
- 800b9dc: d010 beq.n 800ba00 <HAL_RCC_ClockConfig+0x300>
- {
- #if defined(RCC_D3CFGR_D3PPRE)
- if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
- 800b9de: 687b ldr r3, [r7, #4]
- 800b9e0: 69da ldr r2, [r3, #28]
- 800b9e2: 4b1d ldr r3, [pc, #116] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b9e4: 6a1b ldr r3, [r3, #32]
- 800b9e6: f003 0370 and.w r3, r3, #112 @ 0x70
- 800b9ea: 429a cmp r2, r3
- 800b9ec: d208 bcs.n 800ba00 <HAL_RCC_ClockConfig+0x300>
- {
- assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
- MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
- 800b9ee: 4b1a ldr r3, [pc, #104] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b9f0: 6a1b ldr r3, [r3, #32]
- 800b9f2: f023 0270 bic.w r2, r3, #112 @ 0x70
- 800b9f6: 687b ldr r3, [r7, #4]
- 800b9f8: 69db ldr r3, [r3, #28]
- 800b9fa: 4917 ldr r1, [pc, #92] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800b9fc: 4313 orrs r3, r2
- 800b9fe: 620b str r3, [r1, #32]
- #endif
- }
- /* Update the SystemCoreClock global variable */
- #if defined(RCC_D1CFGR_D1CPRE)
- common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
- 800ba00: f000 f834 bl 800ba6c <HAL_RCC_GetSysClockFreq>
- 800ba04: 4602 mov r2, r0
- 800ba06: 4b14 ldr r3, [pc, #80] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800ba08: 699b ldr r3, [r3, #24]
- 800ba0a: 0a1b lsrs r3, r3, #8
- 800ba0c: f003 030f and.w r3, r3, #15
- 800ba10: 4912 ldr r1, [pc, #72] @ (800ba5c <HAL_RCC_ClockConfig+0x35c>)
- 800ba12: 5ccb ldrb r3, [r1, r3]
- 800ba14: f003 031f and.w r3, r3, #31
- 800ba18: fa22 f303 lsr.w r3, r2, r3
- 800ba1c: 613b str r3, [r7, #16]
- #else
- common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
- #endif
- #if defined(RCC_D1CFGR_HPRE)
- SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
- 800ba1e: 4b0e ldr r3, [pc, #56] @ (800ba58 <HAL_RCC_ClockConfig+0x358>)
- 800ba20: 699b ldr r3, [r3, #24]
- 800ba22: f003 030f and.w r3, r3, #15
- 800ba26: 4a0d ldr r2, [pc, #52] @ (800ba5c <HAL_RCC_ClockConfig+0x35c>)
- 800ba28: 5cd3 ldrb r3, [r2, r3]
- 800ba2a: f003 031f and.w r3, r3, #31
- 800ba2e: 693a ldr r2, [r7, #16]
- 800ba30: fa22 f303 lsr.w r3, r2, r3
- 800ba34: 4a0a ldr r2, [pc, #40] @ (800ba60 <HAL_RCC_ClockConfig+0x360>)
- 800ba36: 6013 str r3, [r2, #0]
- #endif
- #if defined(DUAL_CORE) && defined(CORE_CM4)
- SystemCoreClock = SystemD2Clock;
- #else
- SystemCoreClock = common_system_clock;
- 800ba38: 4a0a ldr r2, [pc, #40] @ (800ba64 <HAL_RCC_ClockConfig+0x364>)
- 800ba3a: 693b ldr r3, [r7, #16]
- 800ba3c: 6013 str r3, [r2, #0]
- #endif /* DUAL_CORE && CORE_CM4 */
- /* Configure the source of time base considering new system clocks settings*/
- halstatus = HAL_InitTick(uwTickPrio);
- 800ba3e: 4b0a ldr r3, [pc, #40] @ (800ba68 <HAL_RCC_ClockConfig+0x368>)
- 800ba40: 681b ldr r3, [r3, #0]
- 800ba42: 4618 mov r0, r3
- 800ba44: f7f8 f9a2 bl 8003d8c <HAL_InitTick>
- 800ba48: 4603 mov r3, r0
- 800ba4a: 73fb strb r3, [r7, #15]
- return halstatus;
- 800ba4c: 7bfb ldrb r3, [r7, #15]
- }
- 800ba4e: 4618 mov r0, r3
- 800ba50: 3718 adds r7, #24
- 800ba52: 46bd mov sp, r7
- 800ba54: bd80 pop {r7, pc}
- 800ba56: bf00 nop
- 800ba58: 58024400 .word 0x58024400
- 800ba5c: 080189c8 .word 0x080189c8
- 800ba60: 24000038 .word 0x24000038
- 800ba64: 24000034 .word 0x24000034
- 800ba68: 2400003c .word 0x2400003c
- 0800ba6c <HAL_RCC_GetSysClockFreq>:
- *
- *
- * @retval SYSCLK frequency
- */
- uint32_t HAL_RCC_GetSysClockFreq(void)
- {
- 800ba6c: b480 push {r7}
- 800ba6e: b089 sub sp, #36 @ 0x24
- 800ba70: af00 add r7, sp, #0
- float_t fracn1, pllvco;
- uint32_t sysclockfreq;
- /* Get SYSCLK source -------------------------------------------------------*/
- switch (RCC->CFGR & RCC_CFGR_SWS)
- 800ba72: 4bb3 ldr r3, [pc, #716] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800ba74: 691b ldr r3, [r3, #16]
- 800ba76: f003 0338 and.w r3, r3, #56 @ 0x38
- 800ba7a: 2b18 cmp r3, #24
- 800ba7c: f200 8155 bhi.w 800bd2a <HAL_RCC_GetSysClockFreq+0x2be>
- 800ba80: a201 add r2, pc, #4 @ (adr r2, 800ba88 <HAL_RCC_GetSysClockFreq+0x1c>)
- 800ba82: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800ba86: bf00 nop
- 800ba88: 0800baed .word 0x0800baed
- 800ba8c: 0800bd2b .word 0x0800bd2b
- 800ba90: 0800bd2b .word 0x0800bd2b
- 800ba94: 0800bd2b .word 0x0800bd2b
- 800ba98: 0800bd2b .word 0x0800bd2b
- 800ba9c: 0800bd2b .word 0x0800bd2b
- 800baa0: 0800bd2b .word 0x0800bd2b
- 800baa4: 0800bd2b .word 0x0800bd2b
- 800baa8: 0800bb13 .word 0x0800bb13
- 800baac: 0800bd2b .word 0x0800bd2b
- 800bab0: 0800bd2b .word 0x0800bd2b
- 800bab4: 0800bd2b .word 0x0800bd2b
- 800bab8: 0800bd2b .word 0x0800bd2b
- 800babc: 0800bd2b .word 0x0800bd2b
- 800bac0: 0800bd2b .word 0x0800bd2b
- 800bac4: 0800bd2b .word 0x0800bd2b
- 800bac8: 0800bb19 .word 0x0800bb19
- 800bacc: 0800bd2b .word 0x0800bd2b
- 800bad0: 0800bd2b .word 0x0800bd2b
- 800bad4: 0800bd2b .word 0x0800bd2b
- 800bad8: 0800bd2b .word 0x0800bd2b
- 800badc: 0800bd2b .word 0x0800bd2b
- 800bae0: 0800bd2b .word 0x0800bd2b
- 800bae4: 0800bd2b .word 0x0800bd2b
- 800bae8: 0800bb1f .word 0x0800bb1f
- {
- case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 800baec: 4b94 ldr r3, [pc, #592] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800baee: 681b ldr r3, [r3, #0]
- 800baf0: f003 0320 and.w r3, r3, #32
- 800baf4: 2b00 cmp r3, #0
- 800baf6: d009 beq.n 800bb0c <HAL_RCC_GetSysClockFreq+0xa0>
- {
- sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800baf8: 4b91 ldr r3, [pc, #580] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bafa: 681b ldr r3, [r3, #0]
- 800bafc: 08db lsrs r3, r3, #3
- 800bafe: f003 0303 and.w r3, r3, #3
- 800bb02: 4a90 ldr r2, [pc, #576] @ (800bd44 <HAL_RCC_GetSysClockFreq+0x2d8>)
- 800bb04: fa22 f303 lsr.w r3, r2, r3
- 800bb08: 61bb str r3, [r7, #24]
- else
- {
- sysclockfreq = (uint32_t) HSI_VALUE;
- }
- break;
- 800bb0a: e111 b.n 800bd30 <HAL_RCC_GetSysClockFreq+0x2c4>
- sysclockfreq = (uint32_t) HSI_VALUE;
- 800bb0c: 4b8d ldr r3, [pc, #564] @ (800bd44 <HAL_RCC_GetSysClockFreq+0x2d8>)
- 800bb0e: 61bb str r3, [r7, #24]
- break;
- 800bb10: e10e b.n 800bd30 <HAL_RCC_GetSysClockFreq+0x2c4>
- case RCC_CFGR_SWS_CSI: /* CSI used as system clock source */
- sysclockfreq = CSI_VALUE;
- 800bb12: 4b8d ldr r3, [pc, #564] @ (800bd48 <HAL_RCC_GetSysClockFreq+0x2dc>)
- 800bb14: 61bb str r3, [r7, #24]
- break;
- 800bb16: e10b b.n 800bd30 <HAL_RCC_GetSysClockFreq+0x2c4>
- case RCC_CFGR_SWS_HSE: /* HSE used as system clock source */
- sysclockfreq = HSE_VALUE;
- 800bb18: 4b8c ldr r3, [pc, #560] @ (800bd4c <HAL_RCC_GetSysClockFreq+0x2e0>)
- 800bb1a: 61bb str r3, [r7, #24]
- break;
- 800bb1c: e108 b.n 800bd30 <HAL_RCC_GetSysClockFreq+0x2c4>
- case RCC_CFGR_SWS_PLL1: /* PLL1 used as system clock source */
- /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
- SYSCLK = PLL_VCO / PLLR
- */
- pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
- 800bb1e: 4b88 ldr r3, [pc, #544] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bb20: 6a9b ldr r3, [r3, #40] @ 0x28
- 800bb22: f003 0303 and.w r3, r3, #3
- 800bb26: 617b str r3, [r7, #20]
- pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4) ;
- 800bb28: 4b85 ldr r3, [pc, #532] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bb2a: 6a9b ldr r3, [r3, #40] @ 0x28
- 800bb2c: 091b lsrs r3, r3, #4
- 800bb2e: f003 033f and.w r3, r3, #63 @ 0x3f
- 800bb32: 613b str r3, [r7, #16]
- pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
- 800bb34: 4b82 ldr r3, [pc, #520] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bb36: 6adb ldr r3, [r3, #44] @ 0x2c
- 800bb38: f003 0301 and.w r3, r3, #1
- 800bb3c: 60fb str r3, [r7, #12]
- fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
- 800bb3e: 4b80 ldr r3, [pc, #512] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bb40: 6b5b ldr r3, [r3, #52] @ 0x34
- 800bb42: 08db lsrs r3, r3, #3
- 800bb44: f3c3 030c ubfx r3, r3, #0, #13
- 800bb48: 68fa ldr r2, [r7, #12]
- 800bb4a: fb02 f303 mul.w r3, r2, r3
- 800bb4e: ee07 3a90 vmov s15, r3
- 800bb52: eef8 7a67 vcvt.f32.u32 s15, s15
- 800bb56: edc7 7a02 vstr s15, [r7, #8]
- if (pllm != 0U)
- 800bb5a: 693b ldr r3, [r7, #16]
- 800bb5c: 2b00 cmp r3, #0
- 800bb5e: f000 80e1 beq.w 800bd24 <HAL_RCC_GetSysClockFreq+0x2b8>
- 800bb62: 697b ldr r3, [r7, #20]
- 800bb64: 2b02 cmp r3, #2
- 800bb66: f000 8083 beq.w 800bc70 <HAL_RCC_GetSysClockFreq+0x204>
- 800bb6a: 697b ldr r3, [r7, #20]
- 800bb6c: 2b02 cmp r3, #2
- 800bb6e: f200 80a1 bhi.w 800bcb4 <HAL_RCC_GetSysClockFreq+0x248>
- 800bb72: 697b ldr r3, [r7, #20]
- 800bb74: 2b00 cmp r3, #0
- 800bb76: d003 beq.n 800bb80 <HAL_RCC_GetSysClockFreq+0x114>
- 800bb78: 697b ldr r3, [r7, #20]
- 800bb7a: 2b01 cmp r3, #1
- 800bb7c: d056 beq.n 800bc2c <HAL_RCC_GetSysClockFreq+0x1c0>
- 800bb7e: e099 b.n 800bcb4 <HAL_RCC_GetSysClockFreq+0x248>
- {
- switch (pllsource)
- {
- case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 800bb80: 4b6f ldr r3, [pc, #444] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bb82: 681b ldr r3, [r3, #0]
- 800bb84: f003 0320 and.w r3, r3, #32
- 800bb88: 2b00 cmp r3, #0
- 800bb8a: d02d beq.n 800bbe8 <HAL_RCC_GetSysClockFreq+0x17c>
- {
- hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800bb8c: 4b6c ldr r3, [pc, #432] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bb8e: 681b ldr r3, [r3, #0]
- 800bb90: 08db lsrs r3, r3, #3
- 800bb92: f003 0303 and.w r3, r3, #3
- 800bb96: 4a6b ldr r2, [pc, #428] @ (800bd44 <HAL_RCC_GetSysClockFreq+0x2d8>)
- 800bb98: fa22 f303 lsr.w r3, r2, r3
- 800bb9c: 607b str r3, [r7, #4]
- pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800bb9e: 687b ldr r3, [r7, #4]
- 800bba0: ee07 3a90 vmov s15, r3
- 800bba4: eef8 6a67 vcvt.f32.u32 s13, s15
- 800bba8: 693b ldr r3, [r7, #16]
- 800bbaa: ee07 3a90 vmov s15, r3
- 800bbae: eef8 7a67 vcvt.f32.u32 s15, s15
- 800bbb2: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800bbb6: 4b62 ldr r3, [pc, #392] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bbb8: 6b1b ldr r3, [r3, #48] @ 0x30
- 800bbba: f3c3 0308 ubfx r3, r3, #0, #9
- 800bbbe: ee07 3a90 vmov s15, r3
- 800bbc2: eef8 6a67 vcvt.f32.u32 s13, s15
- 800bbc6: ed97 6a02 vldr s12, [r7, #8]
- 800bbca: eddf 5a61 vldr s11, [pc, #388] @ 800bd50 <HAL_RCC_GetSysClockFreq+0x2e4>
- 800bbce: eec6 7a25 vdiv.f32 s15, s12, s11
- 800bbd2: ee76 7aa7 vadd.f32 s15, s13, s15
- 800bbd6: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800bbda: ee77 7aa6 vadd.f32 s15, s15, s13
- 800bbde: ee67 7a27 vmul.f32 s15, s14, s15
- 800bbe2: edc7 7a07 vstr s15, [r7, #28]
- }
- else
- {
- pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- }
- break;
- 800bbe6: e087 b.n 800bcf8 <HAL_RCC_GetSysClockFreq+0x28c>
- pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800bbe8: 693b ldr r3, [r7, #16]
- 800bbea: ee07 3a90 vmov s15, r3
- 800bbee: eef8 7a67 vcvt.f32.u32 s15, s15
- 800bbf2: eddf 6a58 vldr s13, [pc, #352] @ 800bd54 <HAL_RCC_GetSysClockFreq+0x2e8>
- 800bbf6: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800bbfa: 4b51 ldr r3, [pc, #324] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bbfc: 6b1b ldr r3, [r3, #48] @ 0x30
- 800bbfe: f3c3 0308 ubfx r3, r3, #0, #9
- 800bc02: ee07 3a90 vmov s15, r3
- 800bc06: eef8 6a67 vcvt.f32.u32 s13, s15
- 800bc0a: ed97 6a02 vldr s12, [r7, #8]
- 800bc0e: eddf 5a50 vldr s11, [pc, #320] @ 800bd50 <HAL_RCC_GetSysClockFreq+0x2e4>
- 800bc12: eec6 7a25 vdiv.f32 s15, s12, s11
- 800bc16: ee76 7aa7 vadd.f32 s15, s13, s15
- 800bc1a: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800bc1e: ee77 7aa6 vadd.f32 s15, s15, s13
- 800bc22: ee67 7a27 vmul.f32 s15, s14, s15
- 800bc26: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800bc2a: e065 b.n 800bcf8 <HAL_RCC_GetSysClockFreq+0x28c>
- case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */
- pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800bc2c: 693b ldr r3, [r7, #16]
- 800bc2e: ee07 3a90 vmov s15, r3
- 800bc32: eef8 7a67 vcvt.f32.u32 s15, s15
- 800bc36: eddf 6a48 vldr s13, [pc, #288] @ 800bd58 <HAL_RCC_GetSysClockFreq+0x2ec>
- 800bc3a: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800bc3e: 4b40 ldr r3, [pc, #256] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bc40: 6b1b ldr r3, [r3, #48] @ 0x30
- 800bc42: f3c3 0308 ubfx r3, r3, #0, #9
- 800bc46: ee07 3a90 vmov s15, r3
- 800bc4a: eef8 6a67 vcvt.f32.u32 s13, s15
- 800bc4e: ed97 6a02 vldr s12, [r7, #8]
- 800bc52: eddf 5a3f vldr s11, [pc, #252] @ 800bd50 <HAL_RCC_GetSysClockFreq+0x2e4>
- 800bc56: eec6 7a25 vdiv.f32 s15, s12, s11
- 800bc5a: ee76 7aa7 vadd.f32 s15, s13, s15
- 800bc5e: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800bc62: ee77 7aa6 vadd.f32 s15, s15, s13
- 800bc66: ee67 7a27 vmul.f32 s15, s14, s15
- 800bc6a: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800bc6e: e043 b.n 800bcf8 <HAL_RCC_GetSysClockFreq+0x28c>
- case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */
- pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800bc70: 693b ldr r3, [r7, #16]
- 800bc72: ee07 3a90 vmov s15, r3
- 800bc76: eef8 7a67 vcvt.f32.u32 s15, s15
- 800bc7a: eddf 6a38 vldr s13, [pc, #224] @ 800bd5c <HAL_RCC_GetSysClockFreq+0x2f0>
- 800bc7e: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800bc82: 4b2f ldr r3, [pc, #188] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bc84: 6b1b ldr r3, [r3, #48] @ 0x30
- 800bc86: f3c3 0308 ubfx r3, r3, #0, #9
- 800bc8a: ee07 3a90 vmov s15, r3
- 800bc8e: eef8 6a67 vcvt.f32.u32 s13, s15
- 800bc92: ed97 6a02 vldr s12, [r7, #8]
- 800bc96: eddf 5a2e vldr s11, [pc, #184] @ 800bd50 <HAL_RCC_GetSysClockFreq+0x2e4>
- 800bc9a: eec6 7a25 vdiv.f32 s15, s12, s11
- 800bc9e: ee76 7aa7 vadd.f32 s15, s13, s15
- 800bca2: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800bca6: ee77 7aa6 vadd.f32 s15, s15, s13
- 800bcaa: ee67 7a27 vmul.f32 s15, s14, s15
- 800bcae: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800bcb2: e021 b.n 800bcf8 <HAL_RCC_GetSysClockFreq+0x28c>
- default:
- pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800bcb4: 693b ldr r3, [r7, #16]
- 800bcb6: ee07 3a90 vmov s15, r3
- 800bcba: eef8 7a67 vcvt.f32.u32 s15, s15
- 800bcbe: eddf 6a26 vldr s13, [pc, #152] @ 800bd58 <HAL_RCC_GetSysClockFreq+0x2ec>
- 800bcc2: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800bcc6: 4b1e ldr r3, [pc, #120] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bcc8: 6b1b ldr r3, [r3, #48] @ 0x30
- 800bcca: f3c3 0308 ubfx r3, r3, #0, #9
- 800bcce: ee07 3a90 vmov s15, r3
- 800bcd2: eef8 6a67 vcvt.f32.u32 s13, s15
- 800bcd6: ed97 6a02 vldr s12, [r7, #8]
- 800bcda: eddf 5a1d vldr s11, [pc, #116] @ 800bd50 <HAL_RCC_GetSysClockFreq+0x2e4>
- 800bcde: eec6 7a25 vdiv.f32 s15, s12, s11
- 800bce2: ee76 7aa7 vadd.f32 s15, s13, s15
- 800bce6: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800bcea: ee77 7aa6 vadd.f32 s15, s15, s13
- 800bcee: ee67 7a27 vmul.f32 s15, s14, s15
- 800bcf2: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800bcf6: bf00 nop
- }
- pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
- 800bcf8: 4b11 ldr r3, [pc, #68] @ (800bd40 <HAL_RCC_GetSysClockFreq+0x2d4>)
- 800bcfa: 6b1b ldr r3, [r3, #48] @ 0x30
- 800bcfc: 0a5b lsrs r3, r3, #9
- 800bcfe: f003 037f and.w r3, r3, #127 @ 0x7f
- 800bd02: 3301 adds r3, #1
- 800bd04: 603b str r3, [r7, #0]
- sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
- 800bd06: 683b ldr r3, [r7, #0]
- 800bd08: ee07 3a90 vmov s15, r3
- 800bd0c: eeb8 7a67 vcvt.f32.u32 s14, s15
- 800bd10: edd7 6a07 vldr s13, [r7, #28]
- 800bd14: eec6 7a87 vdiv.f32 s15, s13, s14
- 800bd18: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800bd1c: ee17 3a90 vmov r3, s15
- 800bd20: 61bb str r3, [r7, #24]
- }
- else
- {
- sysclockfreq = 0U;
- }
- break;
- 800bd22: e005 b.n 800bd30 <HAL_RCC_GetSysClockFreq+0x2c4>
- sysclockfreq = 0U;
- 800bd24: 2300 movs r3, #0
- 800bd26: 61bb str r3, [r7, #24]
- break;
- 800bd28: e002 b.n 800bd30 <HAL_RCC_GetSysClockFreq+0x2c4>
- default:
- sysclockfreq = CSI_VALUE;
- 800bd2a: 4b07 ldr r3, [pc, #28] @ (800bd48 <HAL_RCC_GetSysClockFreq+0x2dc>)
- 800bd2c: 61bb str r3, [r7, #24]
- break;
- 800bd2e: bf00 nop
- }
- return sysclockfreq;
- 800bd30: 69bb ldr r3, [r7, #24]
- }
- 800bd32: 4618 mov r0, r3
- 800bd34: 3724 adds r7, #36 @ 0x24
- 800bd36: 46bd mov sp, r7
- 800bd38: f85d 7b04 ldr.w r7, [sp], #4
- 800bd3c: 4770 bx lr
- 800bd3e: bf00 nop
- 800bd40: 58024400 .word 0x58024400
- 800bd44: 03d09000 .word 0x03d09000
- 800bd48: 003d0900 .word 0x003d0900
- 800bd4c: 017d7840 .word 0x017d7840
- 800bd50: 46000000 .word 0x46000000
- 800bd54: 4c742400 .word 0x4c742400
- 800bd58: 4a742400 .word 0x4a742400
- 800bd5c: 4bbebc20 .word 0x4bbebc20
- 0800bd60 <HAL_RCC_GetHCLKFreq>:
- * @note The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
- * and updated within this function
- * @retval HCLK frequency
- */
- uint32_t HAL_RCC_GetHCLKFreq(void)
- {
- 800bd60: b580 push {r7, lr}
- 800bd62: b082 sub sp, #8
- 800bd64: af00 add r7, sp, #0
- uint32_t common_system_clock;
- #if defined(RCC_D1CFGR_D1CPRE)
- common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
- 800bd66: f7ff fe81 bl 800ba6c <HAL_RCC_GetSysClockFreq>
- 800bd6a: 4602 mov r2, r0
- 800bd6c: 4b10 ldr r3, [pc, #64] @ (800bdb0 <HAL_RCC_GetHCLKFreq+0x50>)
- 800bd6e: 699b ldr r3, [r3, #24]
- 800bd70: 0a1b lsrs r3, r3, #8
- 800bd72: f003 030f and.w r3, r3, #15
- 800bd76: 490f ldr r1, [pc, #60] @ (800bdb4 <HAL_RCC_GetHCLKFreq+0x54>)
- 800bd78: 5ccb ldrb r3, [r1, r3]
- 800bd7a: f003 031f and.w r3, r3, #31
- 800bd7e: fa22 f303 lsr.w r3, r2, r3
- 800bd82: 607b str r3, [r7, #4]
- #else
- common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
- #endif
- #if defined(RCC_D1CFGR_HPRE)
- SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
- 800bd84: 4b0a ldr r3, [pc, #40] @ (800bdb0 <HAL_RCC_GetHCLKFreq+0x50>)
- 800bd86: 699b ldr r3, [r3, #24]
- 800bd88: f003 030f and.w r3, r3, #15
- 800bd8c: 4a09 ldr r2, [pc, #36] @ (800bdb4 <HAL_RCC_GetHCLKFreq+0x54>)
- 800bd8e: 5cd3 ldrb r3, [r2, r3]
- 800bd90: f003 031f and.w r3, r3, #31
- 800bd94: 687a ldr r2, [r7, #4]
- 800bd96: fa22 f303 lsr.w r3, r2, r3
- 800bd9a: 4a07 ldr r2, [pc, #28] @ (800bdb8 <HAL_RCC_GetHCLKFreq+0x58>)
- 800bd9c: 6013 str r3, [r2, #0]
- #endif
- #if defined(DUAL_CORE) && defined(CORE_CM4)
- SystemCoreClock = SystemD2Clock;
- #else
- SystemCoreClock = common_system_clock;
- 800bd9e: 4a07 ldr r2, [pc, #28] @ (800bdbc <HAL_RCC_GetHCLKFreq+0x5c>)
- 800bda0: 687b ldr r3, [r7, #4]
- 800bda2: 6013 str r3, [r2, #0]
- #endif /* DUAL_CORE && CORE_CM4 */
- return SystemD2Clock;
- 800bda4: 4b04 ldr r3, [pc, #16] @ (800bdb8 <HAL_RCC_GetHCLKFreq+0x58>)
- 800bda6: 681b ldr r3, [r3, #0]
- }
- 800bda8: 4618 mov r0, r3
- 800bdaa: 3708 adds r7, #8
- 800bdac: 46bd mov sp, r7
- 800bdae: bd80 pop {r7, pc}
- 800bdb0: 58024400 .word 0x58024400
- 800bdb4: 080189c8 .word 0x080189c8
- 800bdb8: 24000038 .word 0x24000038
- 800bdbc: 24000034 .word 0x24000034
- 0800bdc0 <HAL_RCC_GetPCLK1Freq>:
- * @note Each time PCLK1 changes, this function must be called to update the
- * right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
- * @retval PCLK1 frequency
- */
- uint32_t HAL_RCC_GetPCLK1Freq(void)
- {
- 800bdc0: b580 push {r7, lr}
- 800bdc2: af00 add r7, sp, #0
- #if defined (RCC_D2CFGR_D2PPRE1)
- /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
- return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
- 800bdc4: f7ff ffcc bl 800bd60 <HAL_RCC_GetHCLKFreq>
- 800bdc8: 4602 mov r2, r0
- 800bdca: 4b06 ldr r3, [pc, #24] @ (800bde4 <HAL_RCC_GetPCLK1Freq+0x24>)
- 800bdcc: 69db ldr r3, [r3, #28]
- 800bdce: 091b lsrs r3, r3, #4
- 800bdd0: f003 0307 and.w r3, r3, #7
- 800bdd4: 4904 ldr r1, [pc, #16] @ (800bde8 <HAL_RCC_GetPCLK1Freq+0x28>)
- 800bdd6: 5ccb ldrb r3, [r1, r3]
- 800bdd8: f003 031f and.w r3, r3, #31
- 800bddc: fa22 f303 lsr.w r3, r2, r3
- #else
- /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
- return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
- #endif
- }
- 800bde0: 4618 mov r0, r3
- 800bde2: bd80 pop {r7, pc}
- 800bde4: 58024400 .word 0x58024400
- 800bde8: 080189c8 .word 0x080189c8
- 0800bdec <HAL_RCC_GetPCLK2Freq>:
- * @note Each time PCLK2 changes, this function must be called to update the
- * right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
- * @retval PCLK1 frequency
- */
- uint32_t HAL_RCC_GetPCLK2Freq(void)
- {
- 800bdec: b580 push {r7, lr}
- 800bdee: af00 add r7, sp, #0
- /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
- #if defined(RCC_D2CFGR_D2PPRE2)
- return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
- 800bdf0: f7ff ffb6 bl 800bd60 <HAL_RCC_GetHCLKFreq>
- 800bdf4: 4602 mov r2, r0
- 800bdf6: 4b06 ldr r3, [pc, #24] @ (800be10 <HAL_RCC_GetPCLK2Freq+0x24>)
- 800bdf8: 69db ldr r3, [r3, #28]
- 800bdfa: 0a1b lsrs r3, r3, #8
- 800bdfc: f003 0307 and.w r3, r3, #7
- 800be00: 4904 ldr r1, [pc, #16] @ (800be14 <HAL_RCC_GetPCLK2Freq+0x28>)
- 800be02: 5ccb ldrb r3, [r1, r3]
- 800be04: f003 031f and.w r3, r3, #31
- 800be08: fa22 f303 lsr.w r3, r2, r3
- #else
- return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
- #endif
- }
- 800be0c: 4618 mov r0, r3
- 800be0e: bd80 pop {r7, pc}
- 800be10: 58024400 .word 0x58024400
- 800be14: 080189c8 .word 0x080189c8
- 0800be18 <HAL_RCC_GetClockConfig>:
- * will be configured.
- * @param pFLatency: Pointer on the Flash Latency.
- * @retval None
- */
- void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)
- {
- 800be18: b480 push {r7}
- 800be1a: b083 sub sp, #12
- 800be1c: af00 add r7, sp, #0
- 800be1e: 6078 str r0, [r7, #4]
- 800be20: 6039 str r1, [r7, #0]
- /* Set all possible values for the Clock type parameter --------------------*/
- RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
- 800be22: 687b ldr r3, [r7, #4]
- 800be24: 223f movs r2, #63 @ 0x3f
- 800be26: 601a str r2, [r3, #0]
- RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1 ;
- /* Get the SYSCLK configuration --------------------------------------------*/
- RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
- 800be28: 4b1a ldr r3, [pc, #104] @ (800be94 <HAL_RCC_GetClockConfig+0x7c>)
- 800be2a: 691b ldr r3, [r3, #16]
- 800be2c: f003 0207 and.w r2, r3, #7
- 800be30: 687b ldr r3, [r7, #4]
- 800be32: 605a str r2, [r3, #4]
- #if defined(RCC_D1CFGR_D1CPRE)
- /* Get the SYSCLK configuration ----------------------------------------------*/
- RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
- 800be34: 4b17 ldr r3, [pc, #92] @ (800be94 <HAL_RCC_GetClockConfig+0x7c>)
- 800be36: 699b ldr r3, [r3, #24]
- 800be38: f403 6270 and.w r2, r3, #3840 @ 0xf00
- 800be3c: 687b ldr r3, [r7, #4]
- 800be3e: 609a str r2, [r3, #8]
- /* Get the D1HCLK configuration ----------------------------------------------*/
- RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
- 800be40: 4b14 ldr r3, [pc, #80] @ (800be94 <HAL_RCC_GetClockConfig+0x7c>)
- 800be42: 699b ldr r3, [r3, #24]
- 800be44: f003 020f and.w r2, r3, #15
- 800be48: 687b ldr r3, [r7, #4]
- 800be4a: 60da str r2, [r3, #12]
- /* Get the APB3 configuration ----------------------------------------------*/
- RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
- 800be4c: 4b11 ldr r3, [pc, #68] @ (800be94 <HAL_RCC_GetClockConfig+0x7c>)
- 800be4e: 699b ldr r3, [r3, #24]
- 800be50: f003 0270 and.w r2, r3, #112 @ 0x70
- 800be54: 687b ldr r3, [r7, #4]
- 800be56: 611a str r2, [r3, #16]
- /* Get the APB1 configuration ----------------------------------------------*/
- RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
- 800be58: 4b0e ldr r3, [pc, #56] @ (800be94 <HAL_RCC_GetClockConfig+0x7c>)
- 800be5a: 69db ldr r3, [r3, #28]
- 800be5c: f003 0270 and.w r2, r3, #112 @ 0x70
- 800be60: 687b ldr r3, [r7, #4]
- 800be62: 615a str r2, [r3, #20]
- /* Get the APB2 configuration ----------------------------------------------*/
- RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
- 800be64: 4b0b ldr r3, [pc, #44] @ (800be94 <HAL_RCC_GetClockConfig+0x7c>)
- 800be66: 69db ldr r3, [r3, #28]
- 800be68: f403 62e0 and.w r2, r3, #1792 @ 0x700
- 800be6c: 687b ldr r3, [r7, #4]
- 800be6e: 619a str r2, [r3, #24]
- /* Get the APB4 configuration ----------------------------------------------*/
- RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
- 800be70: 4b08 ldr r3, [pc, #32] @ (800be94 <HAL_RCC_GetClockConfig+0x7c>)
- 800be72: 6a1b ldr r3, [r3, #32]
- 800be74: f003 0270 and.w r2, r3, #112 @ 0x70
- 800be78: 687b ldr r3, [r7, #4]
- 800be7a: 61da str r2, [r3, #28]
- /* Get the APB4 configuration ----------------------------------------------*/
- RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
- #endif
- /* Get the Flash Wait State (Latency) configuration ------------------------*/
- *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
- 800be7c: 4b06 ldr r3, [pc, #24] @ (800be98 <HAL_RCC_GetClockConfig+0x80>)
- 800be7e: 681b ldr r3, [r3, #0]
- 800be80: f003 020f and.w r2, r3, #15
- 800be84: 683b ldr r3, [r7, #0]
- 800be86: 601a str r2, [r3, #0]
- }
- 800be88: bf00 nop
- 800be8a: 370c adds r7, #12
- 800be8c: 46bd mov sp, r7
- 800be8e: f85d 7b04 ldr.w r7, [sp], #4
- 800be92: 4770 bx lr
- 800be94: 58024400 .word 0x58024400
- 800be98: 52002000 .word 0x52002000
- 0800be9c <HAL_RCCEx_PeriphCLKConfig>:
- * (*) : Available on some STM32H7 lines only.
- *
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit)
- {
- 800be9c: e92d 4fb0 stmdb sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
- 800bea0: b0c8 sub sp, #288 @ 0x120
- 800bea2: af00 add r7, sp, #0
- 800bea4: f8c7 010c str.w r0, [r7, #268] @ 0x10c
- uint32_t tmpreg;
- uint32_t tickstart;
- HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */
- 800bea8: 2300 movs r3, #0
- 800beaa: f887 311f strb.w r3, [r7, #287] @ 0x11f
- HAL_StatusTypeDef status = HAL_OK; /* Final status */
- 800beae: 2300 movs r3, #0
- 800beb0: f887 311e strb.w r3, [r7, #286] @ 0x11e
- /*---------------------------- SPDIFRX configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
- 800beb4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800beb8: e9d3 2300 ldrd r2, r3, [r3]
- 800bebc: f002 6400 and.w r4, r2, #134217728 @ 0x8000000
- 800bec0: 2500 movs r5, #0
- 800bec2: ea54 0305 orrs.w r3, r4, r5
- 800bec6: d049 beq.n 800bf5c <HAL_RCCEx_PeriphCLKConfig+0xc0>
- {
- switch (PeriphClkInit->SpdifrxClockSelection)
- 800bec8: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800becc: 6e9b ldr r3, [r3, #104] @ 0x68
- 800bece: f5b3 1f40 cmp.w r3, #3145728 @ 0x300000
- 800bed2: d02f beq.n 800bf34 <HAL_RCCEx_PeriphCLKConfig+0x98>
- 800bed4: f5b3 1f40 cmp.w r3, #3145728 @ 0x300000
- 800bed8: d828 bhi.n 800bf2c <HAL_RCCEx_PeriphCLKConfig+0x90>
- 800beda: f5b3 1f00 cmp.w r3, #2097152 @ 0x200000
- 800bede: d01a beq.n 800bf16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
- 800bee0: f5b3 1f00 cmp.w r3, #2097152 @ 0x200000
- 800bee4: d822 bhi.n 800bf2c <HAL_RCCEx_PeriphCLKConfig+0x90>
- 800bee6: 2b00 cmp r3, #0
- 800bee8: d003 beq.n 800bef2 <HAL_RCCEx_PeriphCLKConfig+0x56>
- 800beea: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 800beee: d007 beq.n 800bf00 <HAL_RCCEx_PeriphCLKConfig+0x64>
- 800bef0: e01c b.n 800bf2c <HAL_RCCEx_PeriphCLKConfig+0x90>
- {
- case RCC_SPDIFRXCLKSOURCE_PLL: /* PLL is used as clock source for SPDIFRX*/
- /* Enable PLL1Q Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800bef2: 4bb8 ldr r3, [pc, #736] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bef4: 6adb ldr r3, [r3, #44] @ 0x2c
- 800bef6: 4ab7 ldr r2, [pc, #732] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bef8: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800befc: 62d3 str r3, [r2, #44] @ 0x2c
- /* SPDIFRX clock source configuration done later after clock selection check */
- break;
- 800befe: e01a b.n 800bf36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
- case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
- 800bf00: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bf04: 3308 adds r3, #8
- 800bf06: 2102 movs r1, #2
- 800bf08: 4618 mov r0, r3
- 800bf0a: f002 fb45 bl 800e598 <RCCEx_PLL2_Config>
- 800bf0e: 4603 mov r3, r0
- 800bf10: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPDIFRX clock source configuration done later after clock selection check */
- break;
- 800bf14: e00f b.n 800bf36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
- case RCC_SPDIFRXCLKSOURCE_PLL3: /* PLL3 is used as clock source for SPDIFRX*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
- 800bf16: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bf1a: 3328 adds r3, #40 @ 0x28
- 800bf1c: 2102 movs r1, #2
- 800bf1e: 4618 mov r0, r3
- 800bf20: f002 fbec bl 800e6fc <RCCEx_PLL3_Config>
- 800bf24: 4603 mov r3, r0
- 800bf26: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPDIFRX clock source configuration done later after clock selection check */
- break;
- 800bf2a: e004 b.n 800bf36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
- /* Internal OSC clock is used as source of SPDIFRX clock*/
- /* SPDIFRX clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800bf2c: 2301 movs r3, #1
- 800bf2e: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800bf32: e000 b.n 800bf36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
- break;
- 800bf34: bf00 nop
- }
- if (ret == HAL_OK)
- 800bf36: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800bf3a: 2b00 cmp r3, #0
- 800bf3c: d10a bne.n 800bf54 <HAL_RCCEx_PeriphCLKConfig+0xb8>
- {
- /* Set the source of SPDIFRX clock*/
- __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
- 800bf3e: 4ba5 ldr r3, [pc, #660] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bf40: 6d1b ldr r3, [r3, #80] @ 0x50
- 800bf42: f423 1140 bic.w r1, r3, #3145728 @ 0x300000
- 800bf46: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bf4a: 6e9b ldr r3, [r3, #104] @ 0x68
- 800bf4c: 4aa1 ldr r2, [pc, #644] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bf4e: 430b orrs r3, r1
- 800bf50: 6513 str r3, [r2, #80] @ 0x50
- 800bf52: e003 b.n 800bf5c <HAL_RCCEx_PeriphCLKConfig+0xc0>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800bf54: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800bf58: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- SAI1 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
- 800bf5c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bf60: e9d3 2300 ldrd r2, r3, [r3]
- 800bf64: f402 7880 and.w r8, r2, #256 @ 0x100
- 800bf68: f04f 0900 mov.w r9, #0
- 800bf6c: ea58 0309 orrs.w r3, r8, r9
- 800bf70: d047 beq.n 800c002 <HAL_RCCEx_PeriphCLKConfig+0x166>
- {
- switch (PeriphClkInit->Sai1ClockSelection)
- 800bf72: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bf76: 6d9b ldr r3, [r3, #88] @ 0x58
- 800bf78: 2b04 cmp r3, #4
- 800bf7a: d82a bhi.n 800bfd2 <HAL_RCCEx_PeriphCLKConfig+0x136>
- 800bf7c: a201 add r2, pc, #4 @ (adr r2, 800bf84 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
- 800bf7e: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800bf82: bf00 nop
- 800bf84: 0800bf99 .word 0x0800bf99
- 800bf88: 0800bfa7 .word 0x0800bfa7
- 800bf8c: 0800bfbd .word 0x0800bfbd
- 800bf90: 0800bfdb .word 0x0800bfdb
- 800bf94: 0800bfdb .word 0x0800bfdb
- {
- case RCC_SAI1CLKSOURCE_PLL: /* PLL is used as clock source for SAI1*/
- /* Enable SAI Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800bf98: 4b8e ldr r3, [pc, #568] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bf9a: 6adb ldr r3, [r3, #44] @ 0x2c
- 800bf9c: 4a8d ldr r2, [pc, #564] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bf9e: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800bfa2: 62d3 str r3, [r2, #44] @ 0x2c
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- 800bfa4: e01a b.n 800bfdc <HAL_RCCEx_PeriphCLKConfig+0x140>
- case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800bfa6: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bfaa: 3308 adds r3, #8
- 800bfac: 2100 movs r1, #0
- 800bfae: 4618 mov r0, r3
- 800bfb0: f002 faf2 bl 800e598 <RCCEx_PLL2_Config>
- 800bfb4: 4603 mov r3, r0
- 800bfb6: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- 800bfba: e00f b.n 800bfdc <HAL_RCCEx_PeriphCLKConfig+0x140>
- case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI1*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
- 800bfbc: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bfc0: 3328 adds r3, #40 @ 0x28
- 800bfc2: 2100 movs r1, #0
- 800bfc4: 4618 mov r0, r3
- 800bfc6: f002 fb99 bl 800e6fc <RCCEx_PLL3_Config>
- 800bfca: 4603 mov r3, r0
- 800bfcc: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- 800bfd0: e004 b.n 800bfdc <HAL_RCCEx_PeriphCLKConfig+0x140>
- /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800bfd2: 2301 movs r3, #1
- 800bfd4: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800bfd8: e000 b.n 800bfdc <HAL_RCCEx_PeriphCLKConfig+0x140>
- break;
- 800bfda: bf00 nop
- }
- if (ret == HAL_OK)
- 800bfdc: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800bfe0: 2b00 cmp r3, #0
- 800bfe2: d10a bne.n 800bffa <HAL_RCCEx_PeriphCLKConfig+0x15e>
- {
- /* Set the source of SAI1 clock*/
- __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
- 800bfe4: 4b7b ldr r3, [pc, #492] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bfe6: 6d1b ldr r3, [r3, #80] @ 0x50
- 800bfe8: f023 0107 bic.w r1, r3, #7
- 800bfec: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800bff0: 6d9b ldr r3, [r3, #88] @ 0x58
- 800bff2: 4a78 ldr r2, [pc, #480] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800bff4: 430b orrs r3, r1
- 800bff6: 6513 str r3, [r2, #80] @ 0x50
- 800bff8: e003 b.n 800c002 <HAL_RCCEx_PeriphCLKConfig+0x166>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800bffa: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800bffe: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- #if defined(SAI3)
- /*---------------------------- SAI2/3 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
- 800c002: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c006: e9d3 2300 ldrd r2, r3, [r3]
- 800c00a: f402 7a00 and.w sl, r2, #512 @ 0x200
- 800c00e: f04f 0b00 mov.w fp, #0
- 800c012: ea5a 030b orrs.w r3, sl, fp
- 800c016: d04c beq.n 800c0b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
- {
- switch (PeriphClkInit->Sai23ClockSelection)
- 800c018: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c01c: 6ddb ldr r3, [r3, #92] @ 0x5c
- 800c01e: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800c022: d030 beq.n 800c086 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
- 800c024: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800c028: d829 bhi.n 800c07e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
- 800c02a: 2bc0 cmp r3, #192 @ 0xc0
- 800c02c: d02d beq.n 800c08a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
- 800c02e: 2bc0 cmp r3, #192 @ 0xc0
- 800c030: d825 bhi.n 800c07e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
- 800c032: 2b80 cmp r3, #128 @ 0x80
- 800c034: d018 beq.n 800c068 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
- 800c036: 2b80 cmp r3, #128 @ 0x80
- 800c038: d821 bhi.n 800c07e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
- 800c03a: 2b00 cmp r3, #0
- 800c03c: d002 beq.n 800c044 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
- 800c03e: 2b40 cmp r3, #64 @ 0x40
- 800c040: d007 beq.n 800c052 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
- 800c042: e01c b.n 800c07e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
- {
- case RCC_SAI23CLKSOURCE_PLL: /* PLL is used as clock source for SAI2/3 */
- /* Enable SAI Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800c044: 4b63 ldr r3, [pc, #396] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c046: 6adb ldr r3, [r3, #44] @ 0x2c
- 800c048: 4a62 ldr r2, [pc, #392] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c04a: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800c04e: 62d3 str r3, [r2, #44] @ 0x2c
- /* SAI2/3 clock source configuration done later after clock selection check */
- break;
- 800c050: e01c b.n 800c08c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
- case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800c052: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c056: 3308 adds r3, #8
- 800c058: 2100 movs r1, #0
- 800c05a: 4618 mov r0, r3
- 800c05c: f002 fa9c bl 800e598 <RCCEx_PLL2_Config>
- 800c060: 4603 mov r3, r0
- 800c062: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI2/3 clock source configuration done later after clock selection check */
- break;
- 800c066: e011 b.n 800c08c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
- case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2/3 */
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
- 800c068: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c06c: 3328 adds r3, #40 @ 0x28
- 800c06e: 2100 movs r1, #0
- 800c070: 4618 mov r0, r3
- 800c072: f002 fb43 bl 800e6fc <RCCEx_PLL3_Config>
- 800c076: 4603 mov r3, r0
- 800c078: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI2/3 clock source configuration done later after clock selection check */
- break;
- 800c07c: e006 b.n 800c08c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
- /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
- /* SAI2/3 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800c07e: 2301 movs r3, #1
- 800c080: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c084: e002 b.n 800c08c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
- break;
- 800c086: bf00 nop
- 800c088: e000 b.n 800c08c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
- break;
- 800c08a: bf00 nop
- }
- if (ret == HAL_OK)
- 800c08c: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c090: 2b00 cmp r3, #0
- 800c092: d10a bne.n 800c0aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
- {
- /* Set the source of SAI2/3 clock*/
- __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
- 800c094: 4b4f ldr r3, [pc, #316] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c096: 6d1b ldr r3, [r3, #80] @ 0x50
- 800c098: f423 71e0 bic.w r1, r3, #448 @ 0x1c0
- 800c09c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c0a0: 6ddb ldr r3, [r3, #92] @ 0x5c
- 800c0a2: 4a4c ldr r2, [pc, #304] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c0a4: 430b orrs r3, r1
- 800c0a6: 6513 str r3, [r2, #80] @ 0x50
- 800c0a8: e003 b.n 800c0b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c0aa: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c0ae: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- #endif /*SAI2B*/
- #if defined(SAI4)
- /*---------------------------- SAI4A configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
- 800c0b2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c0b6: e9d3 2300 ldrd r2, r3, [r3]
- 800c0ba: f402 6380 and.w r3, r2, #1024 @ 0x400
- 800c0be: f8c7 3100 str.w r3, [r7, #256] @ 0x100
- 800c0c2: 2300 movs r3, #0
- 800c0c4: f8c7 3104 str.w r3, [r7, #260] @ 0x104
- 800c0c8: e9d7 1240 ldrd r1, r2, [r7, #256] @ 0x100
- 800c0cc: 460b mov r3, r1
- 800c0ce: 4313 orrs r3, r2
- 800c0d0: d053 beq.n 800c17a <HAL_RCCEx_PeriphCLKConfig+0x2de>
- {
- switch (PeriphClkInit->Sai4AClockSelection)
- 800c0d2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c0d6: f8d3 30a8 ldr.w r3, [r3, #168] @ 0xa8
- 800c0da: f5b3 0f00 cmp.w r3, #8388608 @ 0x800000
- 800c0de: d035 beq.n 800c14c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
- 800c0e0: f5b3 0f00 cmp.w r3, #8388608 @ 0x800000
- 800c0e4: d82e bhi.n 800c144 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
- 800c0e6: f5b3 0fc0 cmp.w r3, #6291456 @ 0x600000
- 800c0ea: d031 beq.n 800c150 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
- 800c0ec: f5b3 0fc0 cmp.w r3, #6291456 @ 0x600000
- 800c0f0: d828 bhi.n 800c144 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
- 800c0f2: f5b3 0f80 cmp.w r3, #4194304 @ 0x400000
- 800c0f6: d01a beq.n 800c12e <HAL_RCCEx_PeriphCLKConfig+0x292>
- 800c0f8: f5b3 0f80 cmp.w r3, #4194304 @ 0x400000
- 800c0fc: d822 bhi.n 800c144 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
- 800c0fe: 2b00 cmp r3, #0
- 800c100: d003 beq.n 800c10a <HAL_RCCEx_PeriphCLKConfig+0x26e>
- 800c102: f5b3 1f00 cmp.w r3, #2097152 @ 0x200000
- 800c106: d007 beq.n 800c118 <HAL_RCCEx_PeriphCLKConfig+0x27c>
- 800c108: e01c b.n 800c144 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
- {
- case RCC_SAI4ACLKSOURCE_PLL: /* PLL is used as clock source for SAI2*/
- /* Enable SAI Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800c10a: 4b32 ldr r3, [pc, #200] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c10c: 6adb ldr r3, [r3, #44] @ 0x2c
- 800c10e: 4a31 ldr r2, [pc, #196] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c110: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800c114: 62d3 str r3, [r2, #44] @ 0x2c
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- 800c116: e01c b.n 800c152 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
- case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800c118: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c11c: 3308 adds r3, #8
- 800c11e: 2100 movs r1, #0
- 800c120: 4618 mov r0, r3
- 800c122: f002 fa39 bl 800e598 <RCCEx_PLL2_Config>
- 800c126: 4603 mov r3, r0
- 800c128: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI2 clock source configuration done later after clock selection check */
- break;
- 800c12c: e011 b.n 800c152 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
- case RCC_SAI4ACLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
- 800c12e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c132: 3328 adds r3, #40 @ 0x28
- 800c134: 2100 movs r1, #0
- 800c136: 4618 mov r0, r3
- 800c138: f002 fae0 bl 800e6fc <RCCEx_PLL3_Config>
- 800c13c: 4603 mov r3, r0
- 800c13e: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- 800c142: e006 b.n 800c152 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
- /* SAI4A clock source configuration done later after clock selection check */
- break;
- #endif /* RCC_VER_3_0 */
- default:
- ret = HAL_ERROR;
- 800c144: 2301 movs r3, #1
- 800c146: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c14a: e002 b.n 800c152 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
- break;
- 800c14c: bf00 nop
- 800c14e: e000 b.n 800c152 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
- break;
- 800c150: bf00 nop
- }
- if (ret == HAL_OK)
- 800c152: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c156: 2b00 cmp r3, #0
- 800c158: d10b bne.n 800c172 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
- {
- /* Set the source of SAI4A clock*/
- __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
- 800c15a: 4b1e ldr r3, [pc, #120] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c15c: 6d9b ldr r3, [r3, #88] @ 0x58
- 800c15e: f423 0160 bic.w r1, r3, #14680064 @ 0xe00000
- 800c162: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c166: f8d3 30a8 ldr.w r3, [r3, #168] @ 0xa8
- 800c16a: 4a1a ldr r2, [pc, #104] @ (800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
- 800c16c: 430b orrs r3, r1
- 800c16e: 6593 str r3, [r2, #88] @ 0x58
- 800c170: e003 b.n 800c17a <HAL_RCCEx_PeriphCLKConfig+0x2de>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c172: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c176: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- SAI4B configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
- 800c17a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c17e: e9d3 2300 ldrd r2, r3, [r3]
- 800c182: f402 6300 and.w r3, r2, #2048 @ 0x800
- 800c186: f8c7 30f8 str.w r3, [r7, #248] @ 0xf8
- 800c18a: 2300 movs r3, #0
- 800c18c: f8c7 30fc str.w r3, [r7, #252] @ 0xfc
- 800c190: e9d7 123e ldrd r1, r2, [r7, #248] @ 0xf8
- 800c194: 460b mov r3, r1
- 800c196: 4313 orrs r3, r2
- 800c198: d056 beq.n 800c248 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
- {
- switch (PeriphClkInit->Sai4BClockSelection)
- 800c19a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c19e: f8d3 30ac ldr.w r3, [r3, #172] @ 0xac
- 800c1a2: f1b3 6f80 cmp.w r3, #67108864 @ 0x4000000
- 800c1a6: d038 beq.n 800c21a <HAL_RCCEx_PeriphCLKConfig+0x37e>
- 800c1a8: f1b3 6f80 cmp.w r3, #67108864 @ 0x4000000
- 800c1ac: d831 bhi.n 800c212 <HAL_RCCEx_PeriphCLKConfig+0x376>
- 800c1ae: f1b3 7f40 cmp.w r3, #50331648 @ 0x3000000
- 800c1b2: d034 beq.n 800c21e <HAL_RCCEx_PeriphCLKConfig+0x382>
- 800c1b4: f1b3 7f40 cmp.w r3, #50331648 @ 0x3000000
- 800c1b8: d82b bhi.n 800c212 <HAL_RCCEx_PeriphCLKConfig+0x376>
- 800c1ba: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800c1be: d01d beq.n 800c1fc <HAL_RCCEx_PeriphCLKConfig+0x360>
- 800c1c0: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800c1c4: d825 bhi.n 800c212 <HAL_RCCEx_PeriphCLKConfig+0x376>
- 800c1c6: 2b00 cmp r3, #0
- 800c1c8: d006 beq.n 800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
- 800c1ca: f1b3 7f80 cmp.w r3, #16777216 @ 0x1000000
- 800c1ce: d00a beq.n 800c1e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
- 800c1d0: e01f b.n 800c212 <HAL_RCCEx_PeriphCLKConfig+0x376>
- 800c1d2: bf00 nop
- 800c1d4: 58024400 .word 0x58024400
- {
- case RCC_SAI4BCLKSOURCE_PLL: /* PLL is used as clock source for SAI2*/
- /* Enable SAI Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800c1d8: 4ba2 ldr r3, [pc, #648] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c1da: 6adb ldr r3, [r3, #44] @ 0x2c
- 800c1dc: 4aa1 ldr r2, [pc, #644] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c1de: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800c1e2: 62d3 str r3, [r2, #44] @ 0x2c
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- 800c1e4: e01c b.n 800c220 <HAL_RCCEx_PeriphCLKConfig+0x384>
- case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800c1e6: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c1ea: 3308 adds r3, #8
- 800c1ec: 2100 movs r1, #0
- 800c1ee: 4618 mov r0, r3
- 800c1f0: f002 f9d2 bl 800e598 <RCCEx_PLL2_Config>
- 800c1f4: 4603 mov r3, r0
- 800c1f6: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI2 clock source configuration done later after clock selection check */
- break;
- 800c1fa: e011 b.n 800c220 <HAL_RCCEx_PeriphCLKConfig+0x384>
- case RCC_SAI4BCLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
- 800c1fc: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c200: 3328 adds r3, #40 @ 0x28
- 800c202: 2100 movs r1, #0
- 800c204: 4618 mov r0, r3
- 800c206: f002 fa79 bl 800e6fc <RCCEx_PLL3_Config>
- 800c20a: 4603 mov r3, r0
- 800c20c: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SAI1 clock source configuration done later after clock selection check */
- break;
- 800c210: e006 b.n 800c220 <HAL_RCCEx_PeriphCLKConfig+0x384>
- /* SAI4B clock source configuration done later after clock selection check */
- break;
- #endif /* RCC_VER_3_0 */
- default:
- ret = HAL_ERROR;
- 800c212: 2301 movs r3, #1
- 800c214: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c218: e002 b.n 800c220 <HAL_RCCEx_PeriphCLKConfig+0x384>
- break;
- 800c21a: bf00 nop
- 800c21c: e000 b.n 800c220 <HAL_RCCEx_PeriphCLKConfig+0x384>
- break;
- 800c21e: bf00 nop
- }
- if (ret == HAL_OK)
- 800c220: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c224: 2b00 cmp r3, #0
- 800c226: d10b bne.n 800c240 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
- {
- /* Set the source of SAI4B clock*/
- __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
- 800c228: 4b8e ldr r3, [pc, #568] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c22a: 6d9b ldr r3, [r3, #88] @ 0x58
- 800c22c: f023 61e0 bic.w r1, r3, #117440512 @ 0x7000000
- 800c230: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c234: f8d3 30ac ldr.w r3, [r3, #172] @ 0xac
- 800c238: 4a8a ldr r2, [pc, #552] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c23a: 430b orrs r3, r1
- 800c23c: 6593 str r3, [r2, #88] @ 0x58
- 800c23e: e003 b.n 800c248 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c240: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c244: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- #endif /*SAI4*/
- #if defined(QUADSPI)
- /*---------------------------- QSPI configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
- 800c248: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c24c: e9d3 2300 ldrd r2, r3, [r3]
- 800c250: f002 7300 and.w r3, r2, #33554432 @ 0x2000000
- 800c254: f8c7 30f0 str.w r3, [r7, #240] @ 0xf0
- 800c258: 2300 movs r3, #0
- 800c25a: f8c7 30f4 str.w r3, [r7, #244] @ 0xf4
- 800c25e: e9d7 123c ldrd r1, r2, [r7, #240] @ 0xf0
- 800c262: 460b mov r3, r1
- 800c264: 4313 orrs r3, r2
- 800c266: d03a beq.n 800c2de <HAL_RCCEx_PeriphCLKConfig+0x442>
- {
- switch (PeriphClkInit->QspiClockSelection)
- 800c268: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c26c: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800c26e: 2b30 cmp r3, #48 @ 0x30
- 800c270: d01f beq.n 800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x416>
- 800c272: 2b30 cmp r3, #48 @ 0x30
- 800c274: d819 bhi.n 800c2aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
- 800c276: 2b20 cmp r3, #32
- 800c278: d00c beq.n 800c294 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
- 800c27a: 2b20 cmp r3, #32
- 800c27c: d815 bhi.n 800c2aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
- 800c27e: 2b00 cmp r3, #0
- 800c280: d019 beq.n 800c2b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
- 800c282: 2b10 cmp r3, #16
- 800c284: d111 bne.n 800c2aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
- {
- case RCC_QSPICLKSOURCE_PLL: /* PLL is used as clock source for QSPI*/
- /* Enable QSPI Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800c286: 4b77 ldr r3, [pc, #476] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c288: 6adb ldr r3, [r3, #44] @ 0x2c
- 800c28a: 4a76 ldr r2, [pc, #472] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c28c: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800c290: 62d3 str r3, [r2, #44] @ 0x2c
- /* QSPI clock source configuration done later after clock selection check */
- break;
- 800c292: e011 b.n 800c2b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
- case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
- 800c294: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c298: 3308 adds r3, #8
- 800c29a: 2102 movs r1, #2
- 800c29c: 4618 mov r0, r3
- 800c29e: f002 f97b bl 800e598 <RCCEx_PLL2_Config>
- 800c2a2: 4603 mov r3, r0
- 800c2a4: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* QSPI clock source configuration done later after clock selection check */
- break;
- 800c2a8: e006 b.n 800c2b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
- case RCC_QSPICLKSOURCE_D1HCLK:
- /* Domain1 HCLK clock selected as QSPI kernel peripheral clock */
- break;
- default:
- ret = HAL_ERROR;
- 800c2aa: 2301 movs r3, #1
- 800c2ac: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c2b0: e002 b.n 800c2b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
- break;
- 800c2b2: bf00 nop
- 800c2b4: e000 b.n 800c2b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
- break;
- 800c2b6: bf00 nop
- }
- if (ret == HAL_OK)
- 800c2b8: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c2bc: 2b00 cmp r3, #0
- 800c2be: d10a bne.n 800c2d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
- {
- /* Set the source of QSPI clock*/
- __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
- 800c2c0: 4b68 ldr r3, [pc, #416] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c2c2: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800c2c4: f023 0130 bic.w r1, r3, #48 @ 0x30
- 800c2c8: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c2cc: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800c2ce: 4a65 ldr r2, [pc, #404] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c2d0: 430b orrs r3, r1
- 800c2d2: 64d3 str r3, [r2, #76] @ 0x4c
- 800c2d4: e003 b.n 800c2de <HAL_RCCEx_PeriphCLKConfig+0x442>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c2d6: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c2da: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- #endif /*OCTOSPI*/
- /*---------------------------- SPI1/2/3 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
- 800c2de: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c2e2: e9d3 2300 ldrd r2, r3, [r3]
- 800c2e6: f402 5380 and.w r3, r2, #4096 @ 0x1000
- 800c2ea: f8c7 30e8 str.w r3, [r7, #232] @ 0xe8
- 800c2ee: 2300 movs r3, #0
- 800c2f0: f8c7 30ec str.w r3, [r7, #236] @ 0xec
- 800c2f4: e9d7 123a ldrd r1, r2, [r7, #232] @ 0xe8
- 800c2f8: 460b mov r3, r1
- 800c2fa: 4313 orrs r3, r2
- 800c2fc: d051 beq.n 800c3a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
- {
- switch (PeriphClkInit->Spi123ClockSelection)
- 800c2fe: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c302: 6e1b ldr r3, [r3, #96] @ 0x60
- 800c304: f5b3 4f80 cmp.w r3, #16384 @ 0x4000
- 800c308: d035 beq.n 800c376 <HAL_RCCEx_PeriphCLKConfig+0x4da>
- 800c30a: f5b3 4f80 cmp.w r3, #16384 @ 0x4000
- 800c30e: d82e bhi.n 800c36e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
- 800c310: f5b3 5f40 cmp.w r3, #12288 @ 0x3000
- 800c314: d031 beq.n 800c37a <HAL_RCCEx_PeriphCLKConfig+0x4de>
- 800c316: f5b3 5f40 cmp.w r3, #12288 @ 0x3000
- 800c31a: d828 bhi.n 800c36e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
- 800c31c: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800c320: d01a beq.n 800c358 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
- 800c322: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800c326: d822 bhi.n 800c36e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
- 800c328: 2b00 cmp r3, #0
- 800c32a: d003 beq.n 800c334 <HAL_RCCEx_PeriphCLKConfig+0x498>
- 800c32c: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 800c330: d007 beq.n 800c342 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
- 800c332: e01c b.n 800c36e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
- {
- case RCC_SPI123CLKSOURCE_PLL: /* PLL is used as clock source for SPI1/2/3 */
- /* Enable SPI Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800c334: 4b4b ldr r3, [pc, #300] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c336: 6adb ldr r3, [r3, #44] @ 0x2c
- 800c338: 4a4a ldr r2, [pc, #296] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c33a: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800c33e: 62d3 str r3, [r2, #44] @ 0x2c
- /* SPI1/2/3 clock source configuration done later after clock selection check */
- break;
- 800c340: e01c b.n 800c37c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
- case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800c342: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c346: 3308 adds r3, #8
- 800c348: 2100 movs r1, #0
- 800c34a: 4618 mov r0, r3
- 800c34c: f002 f924 bl 800e598 <RCCEx_PLL2_Config>
- 800c350: 4603 mov r3, r0
- 800c352: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPI1/2/3 clock source configuration done later after clock selection check */
- break;
- 800c356: e011 b.n 800c37c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
- case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI1/2/3 */
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
- 800c358: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c35c: 3328 adds r3, #40 @ 0x28
- 800c35e: 2100 movs r1, #0
- 800c360: 4618 mov r0, r3
- 800c362: f002 f9cb bl 800e6fc <RCCEx_PLL3_Config>
- 800c366: 4603 mov r3, r0
- 800c368: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPI1/2/3 clock source configuration done later after clock selection check */
- break;
- 800c36c: e006 b.n 800c37c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
- /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
- /* SPI1/2/3 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800c36e: 2301 movs r3, #1
- 800c370: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c374: e002 b.n 800c37c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
- break;
- 800c376: bf00 nop
- 800c378: e000 b.n 800c37c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
- break;
- 800c37a: bf00 nop
- }
- if (ret == HAL_OK)
- 800c37c: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c380: 2b00 cmp r3, #0
- 800c382: d10a bne.n 800c39a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
- {
- /* Set the source of SPI1/2/3 clock*/
- __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
- 800c384: 4b37 ldr r3, [pc, #220] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c386: 6d1b ldr r3, [r3, #80] @ 0x50
- 800c388: f423 41e0 bic.w r1, r3, #28672 @ 0x7000
- 800c38c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c390: 6e1b ldr r3, [r3, #96] @ 0x60
- 800c392: 4a34 ldr r2, [pc, #208] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c394: 430b orrs r3, r1
- 800c396: 6513 str r3, [r2, #80] @ 0x50
- 800c398: e003 b.n 800c3a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c39a: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c39e: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- SPI4/5 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
- 800c3a2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c3a6: e9d3 2300 ldrd r2, r3, [r3]
- 800c3aa: f402 5300 and.w r3, r2, #8192 @ 0x2000
- 800c3ae: f8c7 30e0 str.w r3, [r7, #224] @ 0xe0
- 800c3b2: 2300 movs r3, #0
- 800c3b4: f8c7 30e4 str.w r3, [r7, #228] @ 0xe4
- 800c3b8: e9d7 1238 ldrd r1, r2, [r7, #224] @ 0xe0
- 800c3bc: 460b mov r3, r1
- 800c3be: 4313 orrs r3, r2
- 800c3c0: d056 beq.n 800c470 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
- {
- switch (PeriphClkInit->Spi45ClockSelection)
- 800c3c2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c3c6: 6e5b ldr r3, [r3, #100] @ 0x64
- 800c3c8: f5b3 2fa0 cmp.w r3, #327680 @ 0x50000
- 800c3cc: d033 beq.n 800c436 <HAL_RCCEx_PeriphCLKConfig+0x59a>
- 800c3ce: f5b3 2fa0 cmp.w r3, #327680 @ 0x50000
- 800c3d2: d82c bhi.n 800c42e <HAL_RCCEx_PeriphCLKConfig+0x592>
- 800c3d4: f5b3 2f80 cmp.w r3, #262144 @ 0x40000
- 800c3d8: d02f beq.n 800c43a <HAL_RCCEx_PeriphCLKConfig+0x59e>
- 800c3da: f5b3 2f80 cmp.w r3, #262144 @ 0x40000
- 800c3de: d826 bhi.n 800c42e <HAL_RCCEx_PeriphCLKConfig+0x592>
- 800c3e0: f5b3 3f40 cmp.w r3, #196608 @ 0x30000
- 800c3e4: d02b beq.n 800c43e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
- 800c3e6: f5b3 3f40 cmp.w r3, #196608 @ 0x30000
- 800c3ea: d820 bhi.n 800c42e <HAL_RCCEx_PeriphCLKConfig+0x592>
- 800c3ec: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800c3f0: d012 beq.n 800c418 <HAL_RCCEx_PeriphCLKConfig+0x57c>
- 800c3f2: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800c3f6: d81a bhi.n 800c42e <HAL_RCCEx_PeriphCLKConfig+0x592>
- 800c3f8: 2b00 cmp r3, #0
- 800c3fa: d022 beq.n 800c442 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
- 800c3fc: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800c400: d115 bne.n 800c42e <HAL_RCCEx_PeriphCLKConfig+0x592>
- /* SPI4/5 clock source configuration done later after clock selection check */
- break;
- case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
- 800c402: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c406: 3308 adds r3, #8
- 800c408: 2101 movs r1, #1
- 800c40a: 4618 mov r0, r3
- 800c40c: f002 f8c4 bl 800e598 <RCCEx_PLL2_Config>
- 800c410: 4603 mov r3, r0
- 800c412: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPI4/5 clock source configuration done later after clock selection check */
- break;
- 800c416: e015 b.n 800c444 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
- case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI4/5 */
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
- 800c418: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c41c: 3328 adds r3, #40 @ 0x28
- 800c41e: 2101 movs r1, #1
- 800c420: 4618 mov r0, r3
- 800c422: f002 f96b bl 800e6fc <RCCEx_PLL3_Config>
- 800c426: 4603 mov r3, r0
- 800c428: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPI4/5 clock source configuration done later after clock selection check */
- break;
- 800c42c: e00a b.n 800c444 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
- /* HSE, oscillator is used as source of SPI4/5 clock */
- /* SPI4/5 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800c42e: 2301 movs r3, #1
- 800c430: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c434: e006 b.n 800c444 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
- break;
- 800c436: bf00 nop
- 800c438: e004 b.n 800c444 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
- break;
- 800c43a: bf00 nop
- 800c43c: e002 b.n 800c444 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
- break;
- 800c43e: bf00 nop
- 800c440: e000 b.n 800c444 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
- break;
- 800c442: bf00 nop
- }
- if (ret == HAL_OK)
- 800c444: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c448: 2b00 cmp r3, #0
- 800c44a: d10d bne.n 800c468 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
- {
- /* Set the source of SPI4/5 clock*/
- __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
- 800c44c: 4b05 ldr r3, [pc, #20] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c44e: 6d1b ldr r3, [r3, #80] @ 0x50
- 800c450: f423 21e0 bic.w r1, r3, #458752 @ 0x70000
- 800c454: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c458: 6e5b ldr r3, [r3, #100] @ 0x64
- 800c45a: 4a02 ldr r2, [pc, #8] @ (800c464 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
- 800c45c: 430b orrs r3, r1
- 800c45e: 6513 str r3, [r2, #80] @ 0x50
- 800c460: e006 b.n 800c470 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
- 800c462: bf00 nop
- 800c464: 58024400 .word 0x58024400
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c468: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c46c: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- SPI6 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
- 800c470: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c474: e9d3 2300 ldrd r2, r3, [r3]
- 800c478: f402 4380 and.w r3, r2, #16384 @ 0x4000
- 800c47c: f8c7 30d8 str.w r3, [r7, #216] @ 0xd8
- 800c480: 2300 movs r3, #0
- 800c482: f8c7 30dc str.w r3, [r7, #220] @ 0xdc
- 800c486: e9d7 1236 ldrd r1, r2, [r7, #216] @ 0xd8
- 800c48a: 460b mov r3, r1
- 800c48c: 4313 orrs r3, r2
- 800c48e: d055 beq.n 800c53c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
- {
- switch (PeriphClkInit->Spi6ClockSelection)
- 800c490: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c494: f8d3 30b0 ldr.w r3, [r3, #176] @ 0xb0
- 800c498: f1b3 4fa0 cmp.w r3, #1342177280 @ 0x50000000
- 800c49c: d033 beq.n 800c506 <HAL_RCCEx_PeriphCLKConfig+0x66a>
- 800c49e: f1b3 4fa0 cmp.w r3, #1342177280 @ 0x50000000
- 800c4a2: d82c bhi.n 800c4fe <HAL_RCCEx_PeriphCLKConfig+0x662>
- 800c4a4: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800c4a8: d02f beq.n 800c50a <HAL_RCCEx_PeriphCLKConfig+0x66e>
- 800c4aa: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800c4ae: d826 bhi.n 800c4fe <HAL_RCCEx_PeriphCLKConfig+0x662>
- 800c4b0: f1b3 5f40 cmp.w r3, #805306368 @ 0x30000000
- 800c4b4: d02b beq.n 800c50e <HAL_RCCEx_PeriphCLKConfig+0x672>
- 800c4b6: f1b3 5f40 cmp.w r3, #805306368 @ 0x30000000
- 800c4ba: d820 bhi.n 800c4fe <HAL_RCCEx_PeriphCLKConfig+0x662>
- 800c4bc: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800c4c0: d012 beq.n 800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
- 800c4c2: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800c4c6: d81a bhi.n 800c4fe <HAL_RCCEx_PeriphCLKConfig+0x662>
- 800c4c8: 2b00 cmp r3, #0
- 800c4ca: d022 beq.n 800c512 <HAL_RCCEx_PeriphCLKConfig+0x676>
- 800c4cc: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800c4d0: d115 bne.n 800c4fe <HAL_RCCEx_PeriphCLKConfig+0x662>
- /* SPI6 clock source configuration done later after clock selection check */
- break;
- case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
- 800c4d2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c4d6: 3308 adds r3, #8
- 800c4d8: 2101 movs r1, #1
- 800c4da: 4618 mov r0, r3
- 800c4dc: f002 f85c bl 800e598 <RCCEx_PLL2_Config>
- 800c4e0: 4603 mov r3, r0
- 800c4e2: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPI6 clock source configuration done later after clock selection check */
- break;
- 800c4e6: e015 b.n 800c514 <HAL_RCCEx_PeriphCLKConfig+0x678>
- case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI6*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
- 800c4e8: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c4ec: 3328 adds r3, #40 @ 0x28
- 800c4ee: 2101 movs r1, #1
- 800c4f0: 4618 mov r0, r3
- 800c4f2: f002 f903 bl 800e6fc <RCCEx_PLL3_Config>
- 800c4f6: 4603 mov r3, r0
- 800c4f8: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SPI6 clock source configuration done later after clock selection check */
- break;
- 800c4fc: e00a b.n 800c514 <HAL_RCCEx_PeriphCLKConfig+0x678>
- /* SPI6 clock source configuration done later after clock selection check */
- break;
- #endif
- default:
- ret = HAL_ERROR;
- 800c4fe: 2301 movs r3, #1
- 800c500: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c504: e006 b.n 800c514 <HAL_RCCEx_PeriphCLKConfig+0x678>
- break;
- 800c506: bf00 nop
- 800c508: e004 b.n 800c514 <HAL_RCCEx_PeriphCLKConfig+0x678>
- break;
- 800c50a: bf00 nop
- 800c50c: e002 b.n 800c514 <HAL_RCCEx_PeriphCLKConfig+0x678>
- break;
- 800c50e: bf00 nop
- 800c510: e000 b.n 800c514 <HAL_RCCEx_PeriphCLKConfig+0x678>
- break;
- 800c512: bf00 nop
- }
- if (ret == HAL_OK)
- 800c514: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c518: 2b00 cmp r3, #0
- 800c51a: d10b bne.n 800c534 <HAL_RCCEx_PeriphCLKConfig+0x698>
- {
- /* Set the source of SPI6 clock*/
- __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
- 800c51c: 4ba3 ldr r3, [pc, #652] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c51e: 6d9b ldr r3, [r3, #88] @ 0x58
- 800c520: f023 41e0 bic.w r1, r3, #1879048192 @ 0x70000000
- 800c524: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c528: f8d3 30b0 ldr.w r3, [r3, #176] @ 0xb0
- 800c52c: 4a9f ldr r2, [pc, #636] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c52e: 430b orrs r3, r1
- 800c530: 6593 str r3, [r2, #88] @ 0x58
- 800c532: e003 b.n 800c53c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c534: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c538: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- #endif /*DSI*/
- #if defined(FDCAN1) || defined(FDCAN2)
- /*---------------------------- FDCAN configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
- 800c53c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c540: e9d3 2300 ldrd r2, r3, [r3]
- 800c544: f402 4300 and.w r3, r2, #32768 @ 0x8000
- 800c548: f8c7 30d0 str.w r3, [r7, #208] @ 0xd0
- 800c54c: 2300 movs r3, #0
- 800c54e: f8c7 30d4 str.w r3, [r7, #212] @ 0xd4
- 800c552: e9d7 1234 ldrd r1, r2, [r7, #208] @ 0xd0
- 800c556: 460b mov r3, r1
- 800c558: 4313 orrs r3, r2
- 800c55a: d037 beq.n 800c5cc <HAL_RCCEx_PeriphCLKConfig+0x730>
- {
- switch (PeriphClkInit->FdcanClockSelection)
- 800c55c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c560: 6f1b ldr r3, [r3, #112] @ 0x70
- 800c562: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800c566: d00e beq.n 800c586 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
- 800c568: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800c56c: d816 bhi.n 800c59c <HAL_RCCEx_PeriphCLKConfig+0x700>
- 800c56e: 2b00 cmp r3, #0
- 800c570: d018 beq.n 800c5a4 <HAL_RCCEx_PeriphCLKConfig+0x708>
- 800c572: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800c576: d111 bne.n 800c59c <HAL_RCCEx_PeriphCLKConfig+0x700>
- {
- case RCC_FDCANCLKSOURCE_PLL: /* PLL is used as clock source for FDCAN*/
- /* Enable FDCAN Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800c578: 4b8c ldr r3, [pc, #560] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c57a: 6adb ldr r3, [r3, #44] @ 0x2c
- 800c57c: 4a8b ldr r2, [pc, #556] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c57e: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800c582: 62d3 str r3, [r2, #44] @ 0x2c
- /* FDCAN clock source configuration done later after clock selection check */
- break;
- 800c584: e00f b.n 800c5a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
- case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
- 800c586: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c58a: 3308 adds r3, #8
- 800c58c: 2101 movs r1, #1
- 800c58e: 4618 mov r0, r3
- 800c590: f002 f802 bl 800e598 <RCCEx_PLL2_Config>
- 800c594: 4603 mov r3, r0
- 800c596: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* FDCAN clock source configuration done later after clock selection check */
- break;
- 800c59a: e004 b.n 800c5a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
- /* HSE is used as clock source for FDCAN*/
- /* FDCAN clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800c59c: 2301 movs r3, #1
- 800c59e: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c5a2: e000 b.n 800c5a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
- break;
- 800c5a4: bf00 nop
- }
- if (ret == HAL_OK)
- 800c5a6: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c5aa: 2b00 cmp r3, #0
- 800c5ac: d10a bne.n 800c5c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
- {
- /* Set the source of FDCAN clock*/
- __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
- 800c5ae: 4b7f ldr r3, [pc, #508] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c5b0: 6d1b ldr r3, [r3, #80] @ 0x50
- 800c5b2: f023 5140 bic.w r1, r3, #805306368 @ 0x30000000
- 800c5b6: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c5ba: 6f1b ldr r3, [r3, #112] @ 0x70
- 800c5bc: 4a7b ldr r2, [pc, #492] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c5be: 430b orrs r3, r1
- 800c5c0: 6513 str r3, [r2, #80] @ 0x50
- 800c5c2: e003 b.n 800c5cc <HAL_RCCEx_PeriphCLKConfig+0x730>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c5c4: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c5c8: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- #endif /*FDCAN1 || FDCAN2*/
- /*---------------------------- FMC configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
- 800c5cc: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c5d0: e9d3 2300 ldrd r2, r3, [r3]
- 800c5d4: f002 7380 and.w r3, r2, #16777216 @ 0x1000000
- 800c5d8: f8c7 30c8 str.w r3, [r7, #200] @ 0xc8
- 800c5dc: 2300 movs r3, #0
- 800c5de: f8c7 30cc str.w r3, [r7, #204] @ 0xcc
- 800c5e2: e9d7 1232 ldrd r1, r2, [r7, #200] @ 0xc8
- 800c5e6: 460b mov r3, r1
- 800c5e8: 4313 orrs r3, r2
- 800c5ea: d039 beq.n 800c660 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
- {
- switch (PeriphClkInit->FmcClockSelection)
- 800c5ec: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c5f0: 6c9b ldr r3, [r3, #72] @ 0x48
- 800c5f2: 2b03 cmp r3, #3
- 800c5f4: d81c bhi.n 800c630 <HAL_RCCEx_PeriphCLKConfig+0x794>
- 800c5f6: a201 add r2, pc, #4 @ (adr r2, 800c5fc <HAL_RCCEx_PeriphCLKConfig+0x760>)
- 800c5f8: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800c5fc: 0800c639 .word 0x0800c639
- 800c600: 0800c60d .word 0x0800c60d
- 800c604: 0800c61b .word 0x0800c61b
- 800c608: 0800c639 .word 0x0800c639
- {
- case RCC_FMCCLKSOURCE_PLL: /* PLL is used as clock source for FMC*/
- /* Enable FMC Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800c60c: 4b67 ldr r3, [pc, #412] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c60e: 6adb ldr r3, [r3, #44] @ 0x2c
- 800c610: 4a66 ldr r2, [pc, #408] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c612: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800c616: 62d3 str r3, [r2, #44] @ 0x2c
- /* FMC clock source configuration done later after clock selection check */
- break;
- 800c618: e00f b.n 800c63a <HAL_RCCEx_PeriphCLKConfig+0x79e>
- case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
- 800c61a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c61e: 3308 adds r3, #8
- 800c620: 2102 movs r1, #2
- 800c622: 4618 mov r0, r3
- 800c624: f001 ffb8 bl 800e598 <RCCEx_PLL2_Config>
- 800c628: 4603 mov r3, r0
- 800c62a: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* FMC clock source configuration done later after clock selection check */
- break;
- 800c62e: e004 b.n 800c63a <HAL_RCCEx_PeriphCLKConfig+0x79e>
- case RCC_FMCCLKSOURCE_HCLK:
- /* D1/CD HCLK clock selected as FMC kernel peripheral clock */
- break;
- default:
- ret = HAL_ERROR;
- 800c630: 2301 movs r3, #1
- 800c632: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c636: e000 b.n 800c63a <HAL_RCCEx_PeriphCLKConfig+0x79e>
- break;
- 800c638: bf00 nop
- }
- if (ret == HAL_OK)
- 800c63a: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c63e: 2b00 cmp r3, #0
- 800c640: d10a bne.n 800c658 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
- {
- /* Set the source of FMC clock*/
- __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
- 800c642: 4b5a ldr r3, [pc, #360] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c644: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800c646: f023 0103 bic.w r1, r3, #3
- 800c64a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c64e: 6c9b ldr r3, [r3, #72] @ 0x48
- 800c650: 4a56 ldr r2, [pc, #344] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c652: 430b orrs r3, r1
- 800c654: 64d3 str r3, [r2, #76] @ 0x4c
- 800c656: e003 b.n 800c660 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c658: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c65c: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- RTC configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
- 800c660: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c664: e9d3 2300 ldrd r2, r3, [r3]
- 800c668: f402 0380 and.w r3, r2, #4194304 @ 0x400000
- 800c66c: f8c7 30c0 str.w r3, [r7, #192] @ 0xc0
- 800c670: 2300 movs r3, #0
- 800c672: f8c7 30c4 str.w r3, [r7, #196] @ 0xc4
- 800c676: e9d7 1230 ldrd r1, r2, [r7, #192] @ 0xc0
- 800c67a: 460b mov r3, r1
- 800c67c: 4313 orrs r3, r2
- 800c67e: f000 809f beq.w 800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
- {
- /* check for RTC Parameters used to output RTCCLK */
- assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
- /* Enable write access to Backup domain */
- SET_BIT(PWR->CR1, PWR_CR1_DBP);
- 800c682: 4b4b ldr r3, [pc, #300] @ (800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
- 800c684: 681b ldr r3, [r3, #0]
- 800c686: 4a4a ldr r2, [pc, #296] @ (800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
- 800c688: f443 7380 orr.w r3, r3, #256 @ 0x100
- 800c68c: 6013 str r3, [r2, #0]
- /* Wait for Backup domain Write protection disable */
- tickstart = HAL_GetTick();
- 800c68e: f7f8 fea5 bl 80053dc <HAL_GetTick>
- 800c692: f8c7 0118 str.w r0, [r7, #280] @ 0x118
- while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
- 800c696: e00b b.n 800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
- {
- if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
- 800c698: f7f8 fea0 bl 80053dc <HAL_GetTick>
- 800c69c: 4602 mov r2, r0
- 800c69e: f8d7 3118 ldr.w r3, [r7, #280] @ 0x118
- 800c6a2: 1ad3 subs r3, r2, r3
- 800c6a4: 2b64 cmp r3, #100 @ 0x64
- 800c6a6: d903 bls.n 800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
- {
- ret = HAL_TIMEOUT;
- 800c6a8: 2303 movs r3, #3
- 800c6aa: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c6ae: e005 b.n 800c6bc <HAL_RCCEx_PeriphCLKConfig+0x820>
- while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
- 800c6b0: 4b3f ldr r3, [pc, #252] @ (800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
- 800c6b2: 681b ldr r3, [r3, #0]
- 800c6b4: f403 7380 and.w r3, r3, #256 @ 0x100
- 800c6b8: 2b00 cmp r3, #0
- 800c6ba: d0ed beq.n 800c698 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
- }
- }
- if (ret == HAL_OK)
- 800c6bc: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c6c0: 2b00 cmp r3, #0
- 800c6c2: d179 bne.n 800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
- {
- /* Reset the Backup domain only if the RTC Clock source selection is modified */
- if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
- 800c6c4: 4b39 ldr r3, [pc, #228] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c6c6: 6f1a ldr r2, [r3, #112] @ 0x70
- 800c6c8: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c6cc: f8d3 30b4 ldr.w r3, [r3, #180] @ 0xb4
- 800c6d0: 4053 eors r3, r2
- 800c6d2: f403 7340 and.w r3, r3, #768 @ 0x300
- 800c6d6: 2b00 cmp r3, #0
- 800c6d8: d015 beq.n 800c706 <HAL_RCCEx_PeriphCLKConfig+0x86a>
- {
- /* Store the content of BDCR register before the reset of Backup Domain */
- tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
- 800c6da: 4b34 ldr r3, [pc, #208] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c6dc: 6f1b ldr r3, [r3, #112] @ 0x70
- 800c6de: f423 7340 bic.w r3, r3, #768 @ 0x300
- 800c6e2: f8c7 3114 str.w r3, [r7, #276] @ 0x114
- /* RTC Clock selection can be changed only if the Backup Domain is reset */
- __HAL_RCC_BACKUPRESET_FORCE();
- 800c6e6: 4b31 ldr r3, [pc, #196] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c6e8: 6f1b ldr r3, [r3, #112] @ 0x70
- 800c6ea: 4a30 ldr r2, [pc, #192] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c6ec: f443 3380 orr.w r3, r3, #65536 @ 0x10000
- 800c6f0: 6713 str r3, [r2, #112] @ 0x70
- __HAL_RCC_BACKUPRESET_RELEASE();
- 800c6f2: 4b2e ldr r3, [pc, #184] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c6f4: 6f1b ldr r3, [r3, #112] @ 0x70
- 800c6f6: 4a2d ldr r2, [pc, #180] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c6f8: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 800c6fc: 6713 str r3, [r2, #112] @ 0x70
- /* Restore the Content of BDCR register */
- RCC->BDCR = tmpreg;
- 800c6fe: 4a2b ldr r2, [pc, #172] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c700: f8d7 3114 ldr.w r3, [r7, #276] @ 0x114
- 800c704: 6713 str r3, [r2, #112] @ 0x70
- }
- /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
- if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
- 800c706: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c70a: f8d3 30b4 ldr.w r3, [r3, #180] @ 0xb4
- 800c70e: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800c712: d118 bne.n 800c746 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
- {
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800c714: f7f8 fe62 bl 80053dc <HAL_GetTick>
- 800c718: f8c7 0118 str.w r0, [r7, #280] @ 0x118
- /* Wait till LSE is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
- 800c71c: e00d b.n 800c73a <HAL_RCCEx_PeriphCLKConfig+0x89e>
- {
- if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
- 800c71e: f7f8 fe5d bl 80053dc <HAL_GetTick>
- 800c722: 4602 mov r2, r0
- 800c724: f8d7 3118 ldr.w r3, [r7, #280] @ 0x118
- 800c728: 1ad2 subs r2, r2, r3
- 800c72a: f241 3388 movw r3, #5000 @ 0x1388
- 800c72e: 429a cmp r2, r3
- 800c730: d903 bls.n 800c73a <HAL_RCCEx_PeriphCLKConfig+0x89e>
- {
- ret = HAL_TIMEOUT;
- 800c732: 2303 movs r3, #3
- 800c734: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c738: e005 b.n 800c746 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
- 800c73a: 4b1c ldr r3, [pc, #112] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c73c: 6f1b ldr r3, [r3, #112] @ 0x70
- 800c73e: f003 0302 and.w r3, r3, #2
- 800c742: 2b00 cmp r3, #0
- 800c744: d0eb beq.n 800c71e <HAL_RCCEx_PeriphCLKConfig+0x882>
- }
- }
- }
- if (ret == HAL_OK)
- 800c746: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c74a: 2b00 cmp r3, #0
- 800c74c: d129 bne.n 800c7a2 <HAL_RCCEx_PeriphCLKConfig+0x906>
- {
- __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
- 800c74e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c752: f8d3 30b4 ldr.w r3, [r3, #180] @ 0xb4
- 800c756: f403 7340 and.w r3, r3, #768 @ 0x300
- 800c75a: f5b3 7f40 cmp.w r3, #768 @ 0x300
- 800c75e: d10e bne.n 800c77e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
- 800c760: 4b12 ldr r3, [pc, #72] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c762: 691b ldr r3, [r3, #16]
- 800c764: f423 517c bic.w r1, r3, #16128 @ 0x3f00
- 800c768: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c76c: f8d3 30b4 ldr.w r3, [r3, #180] @ 0xb4
- 800c770: 091a lsrs r2, r3, #4
- 800c772: 4b10 ldr r3, [pc, #64] @ (800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
- 800c774: 4013 ands r3, r2
- 800c776: 4a0d ldr r2, [pc, #52] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c778: 430b orrs r3, r1
- 800c77a: 6113 str r3, [r2, #16]
- 800c77c: e005 b.n 800c78a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
- 800c77e: 4b0b ldr r3, [pc, #44] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c780: 691b ldr r3, [r3, #16]
- 800c782: 4a0a ldr r2, [pc, #40] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c784: f423 537c bic.w r3, r3, #16128 @ 0x3f00
- 800c788: 6113 str r3, [r2, #16]
- 800c78a: 4b08 ldr r3, [pc, #32] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c78c: 6f19 ldr r1, [r3, #112] @ 0x70
- 800c78e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c792: f8d3 30b4 ldr.w r3, [r3, #180] @ 0xb4
- 800c796: f3c3 030b ubfx r3, r3, #0, #12
- 800c79a: 4a04 ldr r2, [pc, #16] @ (800c7ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
- 800c79c: 430b orrs r3, r1
- 800c79e: 6713 str r3, [r2, #112] @ 0x70
- 800c7a0: e00e b.n 800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c7a2: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c7a6: f887 311e strb.w r3, [r7, #286] @ 0x11e
- 800c7aa: e009 b.n 800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
- 800c7ac: 58024400 .word 0x58024400
- 800c7b0: 58024800 .word 0x58024800
- 800c7b4: 00ffffcf .word 0x00ffffcf
- }
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c7b8: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c7bc: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*-------------------------- USART1/6 configuration --------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
- 800c7c0: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c7c4: e9d3 2300 ldrd r2, r3, [r3]
- 800c7c8: f002 0301 and.w r3, r2, #1
- 800c7cc: f8c7 30b8 str.w r3, [r7, #184] @ 0xb8
- 800c7d0: 2300 movs r3, #0
- 800c7d2: f8c7 30bc str.w r3, [r7, #188] @ 0xbc
- 800c7d6: e9d7 122e ldrd r1, r2, [r7, #184] @ 0xb8
- 800c7da: 460b mov r3, r1
- 800c7dc: 4313 orrs r3, r2
- 800c7de: f000 8089 beq.w 800c8f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
- {
- switch (PeriphClkInit->Usart16ClockSelection)
- 800c7e2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c7e6: 6fdb ldr r3, [r3, #124] @ 0x7c
- 800c7e8: 2b28 cmp r3, #40 @ 0x28
- 800c7ea: d86b bhi.n 800c8c4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
- 800c7ec: a201 add r2, pc, #4 @ (adr r2, 800c7f4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
- 800c7ee: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800c7f2: bf00 nop
- 800c7f4: 0800c8cd .word 0x0800c8cd
- 800c7f8: 0800c8c5 .word 0x0800c8c5
- 800c7fc: 0800c8c5 .word 0x0800c8c5
- 800c800: 0800c8c5 .word 0x0800c8c5
- 800c804: 0800c8c5 .word 0x0800c8c5
- 800c808: 0800c8c5 .word 0x0800c8c5
- 800c80c: 0800c8c5 .word 0x0800c8c5
- 800c810: 0800c8c5 .word 0x0800c8c5
- 800c814: 0800c899 .word 0x0800c899
- 800c818: 0800c8c5 .word 0x0800c8c5
- 800c81c: 0800c8c5 .word 0x0800c8c5
- 800c820: 0800c8c5 .word 0x0800c8c5
- 800c824: 0800c8c5 .word 0x0800c8c5
- 800c828: 0800c8c5 .word 0x0800c8c5
- 800c82c: 0800c8c5 .word 0x0800c8c5
- 800c830: 0800c8c5 .word 0x0800c8c5
- 800c834: 0800c8af .word 0x0800c8af
- 800c838: 0800c8c5 .word 0x0800c8c5
- 800c83c: 0800c8c5 .word 0x0800c8c5
- 800c840: 0800c8c5 .word 0x0800c8c5
- 800c844: 0800c8c5 .word 0x0800c8c5
- 800c848: 0800c8c5 .word 0x0800c8c5
- 800c84c: 0800c8c5 .word 0x0800c8c5
- 800c850: 0800c8c5 .word 0x0800c8c5
- 800c854: 0800c8cd .word 0x0800c8cd
- 800c858: 0800c8c5 .word 0x0800c8c5
- 800c85c: 0800c8c5 .word 0x0800c8c5
- 800c860: 0800c8c5 .word 0x0800c8c5
- 800c864: 0800c8c5 .word 0x0800c8c5
- 800c868: 0800c8c5 .word 0x0800c8c5
- 800c86c: 0800c8c5 .word 0x0800c8c5
- 800c870: 0800c8c5 .word 0x0800c8c5
- 800c874: 0800c8cd .word 0x0800c8cd
- 800c878: 0800c8c5 .word 0x0800c8c5
- 800c87c: 0800c8c5 .word 0x0800c8c5
- 800c880: 0800c8c5 .word 0x0800c8c5
- 800c884: 0800c8c5 .word 0x0800c8c5
- 800c888: 0800c8c5 .word 0x0800c8c5
- 800c88c: 0800c8c5 .word 0x0800c8c5
- 800c890: 0800c8c5 .word 0x0800c8c5
- 800c894: 0800c8cd .word 0x0800c8cd
- case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
- /* USART1/6 clock source configuration done later after clock selection check */
- break;
- case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
- 800c898: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c89c: 3308 adds r3, #8
- 800c89e: 2101 movs r1, #1
- 800c8a0: 4618 mov r0, r3
- 800c8a2: f001 fe79 bl 800e598 <RCCEx_PLL2_Config>
- 800c8a6: 4603 mov r3, r0
- 800c8a8: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* USART1/6 clock source configuration done later after clock selection check */
- break;
- 800c8ac: e00f b.n 800c8ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
- case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
- 800c8ae: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c8b2: 3328 adds r3, #40 @ 0x28
- 800c8b4: 2101 movs r1, #1
- 800c8b6: 4618 mov r0, r3
- 800c8b8: f001 ff20 bl 800e6fc <RCCEx_PLL3_Config>
- 800c8bc: 4603 mov r3, r0
- 800c8be: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* USART1/6 clock source configuration done later after clock selection check */
- break;
- 800c8c2: e004 b.n 800c8ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
- /* LSE, oscillator is used as source of USART1/6 clock */
- /* USART1/6 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800c8c4: 2301 movs r3, #1
- 800c8c6: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c8ca: e000 b.n 800c8ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
- break;
- 800c8cc: bf00 nop
- }
- if (ret == HAL_OK)
- 800c8ce: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c8d2: 2b00 cmp r3, #0
- 800c8d4: d10a bne.n 800c8ec <HAL_RCCEx_PeriphCLKConfig+0xa50>
- {
- /* Set the source of USART1/6 clock */
- __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
- 800c8d6: 4bbf ldr r3, [pc, #764] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800c8d8: 6d5b ldr r3, [r3, #84] @ 0x54
- 800c8da: f023 0138 bic.w r1, r3, #56 @ 0x38
- 800c8de: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c8e2: 6fdb ldr r3, [r3, #124] @ 0x7c
- 800c8e4: 4abb ldr r2, [pc, #748] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800c8e6: 430b orrs r3, r1
- 800c8e8: 6553 str r3, [r2, #84] @ 0x54
- 800c8ea: e003 b.n 800c8f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c8ec: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c8f0: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
- 800c8f4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c8f8: e9d3 2300 ldrd r2, r3, [r3]
- 800c8fc: f002 0302 and.w r3, r2, #2
- 800c900: f8c7 30b0 str.w r3, [r7, #176] @ 0xb0
- 800c904: 2300 movs r3, #0
- 800c906: f8c7 30b4 str.w r3, [r7, #180] @ 0xb4
- 800c90a: e9d7 122c ldrd r1, r2, [r7, #176] @ 0xb0
- 800c90e: 460b mov r3, r1
- 800c910: 4313 orrs r3, r2
- 800c912: d041 beq.n 800c998 <HAL_RCCEx_PeriphCLKConfig+0xafc>
- {
- switch (PeriphClkInit->Usart234578ClockSelection)
- 800c914: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c918: 6f9b ldr r3, [r3, #120] @ 0x78
- 800c91a: 2b05 cmp r3, #5
- 800c91c: d824 bhi.n 800c968 <HAL_RCCEx_PeriphCLKConfig+0xacc>
- 800c91e: a201 add r2, pc, #4 @ (adr r2, 800c924 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
- 800c920: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800c924: 0800c971 .word 0x0800c971
- 800c928: 0800c93d .word 0x0800c93d
- 800c92c: 0800c953 .word 0x0800c953
- 800c930: 0800c971 .word 0x0800c971
- 800c934: 0800c971 .word 0x0800c971
- 800c938: 0800c971 .word 0x0800c971
- case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
- /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
- break;
- case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
- 800c93c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c940: 3308 adds r3, #8
- 800c942: 2101 movs r1, #1
- 800c944: 4618 mov r0, r3
- 800c946: f001 fe27 bl 800e598 <RCCEx_PLL2_Config>
- 800c94a: 4603 mov r3, r0
- 800c94c: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
- break;
- 800c950: e00f b.n 800c972 <HAL_RCCEx_PeriphCLKConfig+0xad6>
- case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
- 800c952: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c956: 3328 adds r3, #40 @ 0x28
- 800c958: 2101 movs r1, #1
- 800c95a: 4618 mov r0, r3
- 800c95c: f001 fece bl 800e6fc <RCCEx_PLL3_Config>
- 800c960: 4603 mov r3, r0
- 800c962: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
- break;
- 800c966: e004 b.n 800c972 <HAL_RCCEx_PeriphCLKConfig+0xad6>
- /* LSE, oscillator is used as source of USART2/3/4/5/7/8 clock */
- /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800c968: 2301 movs r3, #1
- 800c96a: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800c96e: e000 b.n 800c972 <HAL_RCCEx_PeriphCLKConfig+0xad6>
- break;
- 800c970: bf00 nop
- }
- if (ret == HAL_OK)
- 800c972: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c976: 2b00 cmp r3, #0
- 800c978: d10a bne.n 800c990 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
- {
- /* Set the source of USART2/3/4/5/7/8 clock */
- __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
- 800c97a: 4b96 ldr r3, [pc, #600] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800c97c: 6d5b ldr r3, [r3, #84] @ 0x54
- 800c97e: f023 0107 bic.w r1, r3, #7
- 800c982: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c986: 6f9b ldr r3, [r3, #120] @ 0x78
- 800c988: 4a92 ldr r2, [pc, #584] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800c98a: 430b orrs r3, r1
- 800c98c: 6553 str r3, [r2, #84] @ 0x54
- 800c98e: e003 b.n 800c998 <HAL_RCCEx_PeriphCLKConfig+0xafc>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800c990: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800c994: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*-------------------------- LPUART1 Configuration -------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
- 800c998: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c99c: e9d3 2300 ldrd r2, r3, [r3]
- 800c9a0: f002 0304 and.w r3, r2, #4
- 800c9a4: f8c7 30a8 str.w r3, [r7, #168] @ 0xa8
- 800c9a8: 2300 movs r3, #0
- 800c9aa: f8c7 30ac str.w r3, [r7, #172] @ 0xac
- 800c9ae: e9d7 122a ldrd r1, r2, [r7, #168] @ 0xa8
- 800c9b2: 460b mov r3, r1
- 800c9b4: 4313 orrs r3, r2
- 800c9b6: d044 beq.n 800ca42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
- {
- switch (PeriphClkInit->Lpuart1ClockSelection)
- 800c9b8: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c9bc: f8d3 3094 ldr.w r3, [r3, #148] @ 0x94
- 800c9c0: 2b05 cmp r3, #5
- 800c9c2: d825 bhi.n 800ca10 <HAL_RCCEx_PeriphCLKConfig+0xb74>
- 800c9c4: a201 add r2, pc, #4 @ (adr r2, 800c9cc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
- 800c9c6: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800c9ca: bf00 nop
- 800c9cc: 0800ca19 .word 0x0800ca19
- 800c9d0: 0800c9e5 .word 0x0800c9e5
- 800c9d4: 0800c9fb .word 0x0800c9fb
- 800c9d8: 0800ca19 .word 0x0800ca19
- 800c9dc: 0800ca19 .word 0x0800ca19
- 800c9e0: 0800ca19 .word 0x0800ca19
- case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
- /* LPUART1 clock source configuration done later after clock selection check */
- break;
- case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
- 800c9e4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c9e8: 3308 adds r3, #8
- 800c9ea: 2101 movs r1, #1
- 800c9ec: 4618 mov r0, r3
- 800c9ee: f001 fdd3 bl 800e598 <RCCEx_PLL2_Config>
- 800c9f2: 4603 mov r3, r0
- 800c9f4: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPUART1 clock source configuration done later after clock selection check */
- break;
- 800c9f8: e00f b.n 800ca1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
- case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
- 800c9fa: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800c9fe: 3328 adds r3, #40 @ 0x28
- 800ca00: 2101 movs r1, #1
- 800ca02: 4618 mov r0, r3
- 800ca04: f001 fe7a bl 800e6fc <RCCEx_PLL3_Config>
- 800ca08: 4603 mov r3, r0
- 800ca0a: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPUART1 clock source configuration done later after clock selection check */
- break;
- 800ca0e: e004 b.n 800ca1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
- /* LSE, oscillator is used as source of LPUART1 clock */
- /* LPUART1 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800ca10: 2301 movs r3, #1
- 800ca12: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800ca16: e000 b.n 800ca1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
- break;
- 800ca18: bf00 nop
- }
- if (ret == HAL_OK)
- 800ca1a: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800ca1e: 2b00 cmp r3, #0
- 800ca20: d10b bne.n 800ca3a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
- {
- /* Set the source of LPUART1 clock */
- __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
- 800ca22: 4b6c ldr r3, [pc, #432] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800ca24: 6d9b ldr r3, [r3, #88] @ 0x58
- 800ca26: f023 0107 bic.w r1, r3, #7
- 800ca2a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ca2e: f8d3 3094 ldr.w r3, [r3, #148] @ 0x94
- 800ca32: 4a68 ldr r2, [pc, #416] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800ca34: 430b orrs r3, r1
- 800ca36: 6593 str r3, [r2, #88] @ 0x58
- 800ca38: e003 b.n 800ca42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800ca3a: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800ca3e: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- LPTIM1 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
- 800ca42: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ca46: e9d3 2300 ldrd r2, r3, [r3]
- 800ca4a: f002 0320 and.w r3, r2, #32
- 800ca4e: f8c7 30a0 str.w r3, [r7, #160] @ 0xa0
- 800ca52: 2300 movs r3, #0
- 800ca54: f8c7 30a4 str.w r3, [r7, #164] @ 0xa4
- 800ca58: e9d7 1228 ldrd r1, r2, [r7, #160] @ 0xa0
- 800ca5c: 460b mov r3, r1
- 800ca5e: 4313 orrs r3, r2
- 800ca60: d055 beq.n 800cb0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
- {
- switch (PeriphClkInit->Lptim1ClockSelection)
- 800ca62: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ca66: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 800ca6a: f1b3 4fa0 cmp.w r3, #1342177280 @ 0x50000000
- 800ca6e: d033 beq.n 800cad8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
- 800ca70: f1b3 4fa0 cmp.w r3, #1342177280 @ 0x50000000
- 800ca74: d82c bhi.n 800cad0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
- 800ca76: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800ca7a: d02f beq.n 800cadc <HAL_RCCEx_PeriphCLKConfig+0xc40>
- 800ca7c: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800ca80: d826 bhi.n 800cad0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
- 800ca82: f1b3 5f40 cmp.w r3, #805306368 @ 0x30000000
- 800ca86: d02b beq.n 800cae0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
- 800ca88: f1b3 5f40 cmp.w r3, #805306368 @ 0x30000000
- 800ca8c: d820 bhi.n 800cad0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
- 800ca8e: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800ca92: d012 beq.n 800caba <HAL_RCCEx_PeriphCLKConfig+0xc1e>
- 800ca94: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800ca98: d81a bhi.n 800cad0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
- 800ca9a: 2b00 cmp r3, #0
- 800ca9c: d022 beq.n 800cae4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
- 800ca9e: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800caa2: d115 bne.n 800cad0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
- /* LPTIM1 clock source configuration done later after clock selection check */
- break;
- case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800caa4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800caa8: 3308 adds r3, #8
- 800caaa: 2100 movs r1, #0
- 800caac: 4618 mov r0, r3
- 800caae: f001 fd73 bl 800e598 <RCCEx_PLL2_Config>
- 800cab2: 4603 mov r3, r0
- 800cab4: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPTIM1 clock source configuration done later after clock selection check */
- break;
- 800cab8: e015 b.n 800cae6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
- case RCC_LPTIM1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM1*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
- 800caba: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cabe: 3328 adds r3, #40 @ 0x28
- 800cac0: 2102 movs r1, #2
- 800cac2: 4618 mov r0, r3
- 800cac4: f001 fe1a bl 800e6fc <RCCEx_PLL3_Config>
- 800cac8: 4603 mov r3, r0
- 800caca: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPTIM1 clock source configuration done later after clock selection check */
- break;
- 800cace: e00a b.n 800cae6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
- /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
- /* LPTIM1 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800cad0: 2301 movs r3, #1
- 800cad2: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800cad6: e006 b.n 800cae6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
- break;
- 800cad8: bf00 nop
- 800cada: e004 b.n 800cae6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
- break;
- 800cadc: bf00 nop
- 800cade: e002 b.n 800cae6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
- break;
- 800cae0: bf00 nop
- 800cae2: e000 b.n 800cae6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
- break;
- 800cae4: bf00 nop
- }
- if (ret == HAL_OK)
- 800cae6: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800caea: 2b00 cmp r3, #0
- 800caec: d10b bne.n 800cb06 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
- {
- /* Set the source of LPTIM1 clock*/
- __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
- 800caee: 4b39 ldr r3, [pc, #228] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800caf0: 6d5b ldr r3, [r3, #84] @ 0x54
- 800caf2: f023 41e0 bic.w r1, r3, #1879048192 @ 0x70000000
- 800caf6: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cafa: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 800cafe: 4a35 ldr r2, [pc, #212] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800cb00: 430b orrs r3, r1
- 800cb02: 6553 str r3, [r2, #84] @ 0x54
- 800cb04: e003 b.n 800cb0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800cb06: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cb0a: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- LPTIM2 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
- 800cb0e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cb12: e9d3 2300 ldrd r2, r3, [r3]
- 800cb16: f002 0340 and.w r3, r2, #64 @ 0x40
- 800cb1a: f8c7 3098 str.w r3, [r7, #152] @ 0x98
- 800cb1e: 2300 movs r3, #0
- 800cb20: f8c7 309c str.w r3, [r7, #156] @ 0x9c
- 800cb24: e9d7 1226 ldrd r1, r2, [r7, #152] @ 0x98
- 800cb28: 460b mov r3, r1
- 800cb2a: 4313 orrs r3, r2
- 800cb2c: d058 beq.n 800cbe0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
- {
- switch (PeriphClkInit->Lptim2ClockSelection)
- 800cb2e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cb32: f8d3 309c ldr.w r3, [r3, #156] @ 0x9c
- 800cb36: f5b3 5fa0 cmp.w r3, #5120 @ 0x1400
- 800cb3a: d033 beq.n 800cba4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
- 800cb3c: f5b3 5fa0 cmp.w r3, #5120 @ 0x1400
- 800cb40: d82c bhi.n 800cb9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
- 800cb42: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 800cb46: d02f beq.n 800cba8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
- 800cb48: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 800cb4c: d826 bhi.n 800cb9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
- 800cb4e: f5b3 6f40 cmp.w r3, #3072 @ 0xc00
- 800cb52: d02b beq.n 800cbac <HAL_RCCEx_PeriphCLKConfig+0xd10>
- 800cb54: f5b3 6f40 cmp.w r3, #3072 @ 0xc00
- 800cb58: d820 bhi.n 800cb9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
- 800cb5a: f5b3 6f00 cmp.w r3, #2048 @ 0x800
- 800cb5e: d012 beq.n 800cb86 <HAL_RCCEx_PeriphCLKConfig+0xcea>
- 800cb60: f5b3 6f00 cmp.w r3, #2048 @ 0x800
- 800cb64: d81a bhi.n 800cb9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
- 800cb66: 2b00 cmp r3, #0
- 800cb68: d022 beq.n 800cbb0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
- 800cb6a: f5b3 6f80 cmp.w r3, #1024 @ 0x400
- 800cb6e: d115 bne.n 800cb9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
- /* LPTIM2 clock source configuration done later after clock selection check */
- break;
- case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800cb70: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cb74: 3308 adds r3, #8
- 800cb76: 2100 movs r1, #0
- 800cb78: 4618 mov r0, r3
- 800cb7a: f001 fd0d bl 800e598 <RCCEx_PLL2_Config>
- 800cb7e: 4603 mov r3, r0
- 800cb80: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPTIM2 clock source configuration done later after clock selection check */
- break;
- 800cb84: e015 b.n 800cbb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
- case RCC_LPTIM2CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM2*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
- 800cb86: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cb8a: 3328 adds r3, #40 @ 0x28
- 800cb8c: 2102 movs r1, #2
- 800cb8e: 4618 mov r0, r3
- 800cb90: f001 fdb4 bl 800e6fc <RCCEx_PLL3_Config>
- 800cb94: 4603 mov r3, r0
- 800cb96: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPTIM2 clock source configuration done later after clock selection check */
- break;
- 800cb9a: e00a b.n 800cbb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
- /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
- /* LPTIM2 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800cb9c: 2301 movs r3, #1
- 800cb9e: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800cba2: e006 b.n 800cbb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
- break;
- 800cba4: bf00 nop
- 800cba6: e004 b.n 800cbb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
- break;
- 800cba8: bf00 nop
- 800cbaa: e002 b.n 800cbb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
- break;
- 800cbac: bf00 nop
- 800cbae: e000 b.n 800cbb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
- break;
- 800cbb0: bf00 nop
- }
- if (ret == HAL_OK)
- 800cbb2: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cbb6: 2b00 cmp r3, #0
- 800cbb8: d10e bne.n 800cbd8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
- {
- /* Set the source of LPTIM2 clock*/
- __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
- 800cbba: 4b06 ldr r3, [pc, #24] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800cbbc: 6d9b ldr r3, [r3, #88] @ 0x58
- 800cbbe: f423 51e0 bic.w r1, r3, #7168 @ 0x1c00
- 800cbc2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cbc6: f8d3 309c ldr.w r3, [r3, #156] @ 0x9c
- 800cbca: 4a02 ldr r2, [pc, #8] @ (800cbd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
- 800cbcc: 430b orrs r3, r1
- 800cbce: 6593 str r3, [r2, #88] @ 0x58
- 800cbd0: e006 b.n 800cbe0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
- 800cbd2: bf00 nop
- 800cbd4: 58024400 .word 0x58024400
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800cbd8: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cbdc: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*---------------------------- LPTIM345 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
- 800cbe0: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cbe4: e9d3 2300 ldrd r2, r3, [r3]
- 800cbe8: f002 0380 and.w r3, r2, #128 @ 0x80
- 800cbec: f8c7 3090 str.w r3, [r7, #144] @ 0x90
- 800cbf0: 2300 movs r3, #0
- 800cbf2: f8c7 3094 str.w r3, [r7, #148] @ 0x94
- 800cbf6: e9d7 1224 ldrd r1, r2, [r7, #144] @ 0x90
- 800cbfa: 460b mov r3, r1
- 800cbfc: 4313 orrs r3, r2
- 800cbfe: d055 beq.n 800ccac <HAL_RCCEx_PeriphCLKConfig+0xe10>
- {
- switch (PeriphClkInit->Lptim345ClockSelection)
- 800cc00: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cc04: f8d3 30a0 ldr.w r3, [r3, #160] @ 0xa0
- 800cc08: f5b3 4f20 cmp.w r3, #40960 @ 0xa000
- 800cc0c: d033 beq.n 800cc76 <HAL_RCCEx_PeriphCLKConfig+0xdda>
- 800cc0e: f5b3 4f20 cmp.w r3, #40960 @ 0xa000
- 800cc12: d82c bhi.n 800cc6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
- 800cc14: f5b3 4f00 cmp.w r3, #32768 @ 0x8000
- 800cc18: d02f beq.n 800cc7a <HAL_RCCEx_PeriphCLKConfig+0xdde>
- 800cc1a: f5b3 4f00 cmp.w r3, #32768 @ 0x8000
- 800cc1e: d826 bhi.n 800cc6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
- 800cc20: f5b3 4fc0 cmp.w r3, #24576 @ 0x6000
- 800cc24: d02b beq.n 800cc7e <HAL_RCCEx_PeriphCLKConfig+0xde2>
- 800cc26: f5b3 4fc0 cmp.w r3, #24576 @ 0x6000
- 800cc2a: d820 bhi.n 800cc6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
- 800cc2c: f5b3 4f80 cmp.w r3, #16384 @ 0x4000
- 800cc30: d012 beq.n 800cc58 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
- 800cc32: f5b3 4f80 cmp.w r3, #16384 @ 0x4000
- 800cc36: d81a bhi.n 800cc6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
- 800cc38: 2b00 cmp r3, #0
- 800cc3a: d022 beq.n 800cc82 <HAL_RCCEx_PeriphCLKConfig+0xde6>
- 800cc3c: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800cc40: d115 bne.n 800cc6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
- case RCC_LPTIM345CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
- /* LPTIM3/4/5 clock source configuration done later after clock selection check */
- break;
- case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800cc42: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cc46: 3308 adds r3, #8
- 800cc48: 2100 movs r1, #0
- 800cc4a: 4618 mov r0, r3
- 800cc4c: f001 fca4 bl 800e598 <RCCEx_PLL2_Config>
- 800cc50: 4603 mov r3, r0
- 800cc52: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPTIM3/4/5 clock source configuration done later after clock selection check */
- break;
- 800cc56: e015 b.n 800cc84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
- case RCC_LPTIM345CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM3/4/5 */
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
- 800cc58: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cc5c: 3328 adds r3, #40 @ 0x28
- 800cc5e: 2102 movs r1, #2
- 800cc60: 4618 mov r0, r3
- 800cc62: f001 fd4b bl 800e6fc <RCCEx_PLL3_Config>
- 800cc66: 4603 mov r3, r0
- 800cc68: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* LPTIM3/4/5 clock source configuration done later after clock selection check */
- break;
- 800cc6c: e00a b.n 800cc84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
- /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
- /* LPTIM3/4/5 clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800cc6e: 2301 movs r3, #1
- 800cc70: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800cc74: e006 b.n 800cc84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
- break;
- 800cc76: bf00 nop
- 800cc78: e004 b.n 800cc84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
- break;
- 800cc7a: bf00 nop
- 800cc7c: e002 b.n 800cc84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
- break;
- 800cc7e: bf00 nop
- 800cc80: e000 b.n 800cc84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
- break;
- 800cc82: bf00 nop
- }
- if (ret == HAL_OK)
- 800cc84: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cc88: 2b00 cmp r3, #0
- 800cc8a: d10b bne.n 800cca4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
- {
- /* Set the source of LPTIM3/4/5 clock */
- __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
- 800cc8c: 4bbb ldr r3, [pc, #748] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cc8e: 6d9b ldr r3, [r3, #88] @ 0x58
- 800cc90: f423 4160 bic.w r1, r3, #57344 @ 0xe000
- 800cc94: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cc98: f8d3 30a0 ldr.w r3, [r3, #160] @ 0xa0
- 800cc9c: 4ab7 ldr r2, [pc, #732] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cc9e: 430b orrs r3, r1
- 800cca0: 6593 str r3, [r2, #88] @ 0x58
- 800cca2: e003 b.n 800ccac <HAL_RCCEx_PeriphCLKConfig+0xe10>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800cca4: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cca8: f887 311e strb.w r3, [r7, #286] @ 0x11e
- __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
- }
- #else
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
- 800ccac: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ccb0: e9d3 2300 ldrd r2, r3, [r3]
- 800ccb4: f002 0308 and.w r3, r2, #8
- 800ccb8: f8c7 3088 str.w r3, [r7, #136] @ 0x88
- 800ccbc: 2300 movs r3, #0
- 800ccbe: f8c7 308c str.w r3, [r7, #140] @ 0x8c
- 800ccc2: e9d7 1222 ldrd r1, r2, [r7, #136] @ 0x88
- 800ccc6: 460b mov r3, r1
- 800ccc8: 4313 orrs r3, r2
- 800ccca: d01e beq.n 800cd0a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
- {
- /* Check the parameters */
- assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
- if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
- 800cccc: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ccd0: f8d3 3084 ldr.w r3, [r3, #132] @ 0x84
- 800ccd4: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 800ccd8: d10c bne.n 800ccf4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
- {
- if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
- 800ccda: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ccde: 3328 adds r3, #40 @ 0x28
- 800cce0: 2102 movs r1, #2
- 800cce2: 4618 mov r0, r3
- 800cce4: f001 fd0a bl 800e6fc <RCCEx_PLL3_Config>
- 800cce8: 4603 mov r3, r0
- 800ccea: 2b00 cmp r3, #0
- 800ccec: d002 beq.n 800ccf4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
- {
- status = HAL_ERROR;
- 800ccee: 2301 movs r3, #1
- 800ccf0: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
- 800ccf4: 4ba1 ldr r3, [pc, #644] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800ccf6: 6d5b ldr r3, [r3, #84] @ 0x54
- 800ccf8: f423 5140 bic.w r1, r3, #12288 @ 0x3000
- 800ccfc: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cd00: f8d3 3084 ldr.w r3, [r3, #132] @ 0x84
- 800cd04: 4a9d ldr r2, [pc, #628] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cd06: 430b orrs r3, r1
- 800cd08: 6553 str r3, [r2, #84] @ 0x54
- }
- #endif /* I2C5 */
- /*------------------------------ I2C4 Configuration ------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
- 800cd0a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cd0e: e9d3 2300 ldrd r2, r3, [r3]
- 800cd12: f002 0310 and.w r3, r2, #16
- 800cd16: f8c7 3080 str.w r3, [r7, #128] @ 0x80
- 800cd1a: 2300 movs r3, #0
- 800cd1c: f8c7 3084 str.w r3, [r7, #132] @ 0x84
- 800cd20: e9d7 1220 ldrd r1, r2, [r7, #128] @ 0x80
- 800cd24: 460b mov r3, r1
- 800cd26: 4313 orrs r3, r2
- 800cd28: d01e beq.n 800cd68 <HAL_RCCEx_PeriphCLKConfig+0xecc>
- {
- /* Check the parameters */
- assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
- if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
- 800cd2a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cd2e: f8d3 3098 ldr.w r3, [r3, #152] @ 0x98
- 800cd32: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800cd36: d10c bne.n 800cd52 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
- {
- if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
- 800cd38: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cd3c: 3328 adds r3, #40 @ 0x28
- 800cd3e: 2102 movs r1, #2
- 800cd40: 4618 mov r0, r3
- 800cd42: f001 fcdb bl 800e6fc <RCCEx_PLL3_Config>
- 800cd46: 4603 mov r3, r0
- 800cd48: 2b00 cmp r3, #0
- 800cd4a: d002 beq.n 800cd52 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
- {
- status = HAL_ERROR;
- 800cd4c: 2301 movs r3, #1
- 800cd4e: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
- 800cd52: 4b8a ldr r3, [pc, #552] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cd54: 6d9b ldr r3, [r3, #88] @ 0x58
- 800cd56: f423 7140 bic.w r1, r3, #768 @ 0x300
- 800cd5a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cd5e: f8d3 3098 ldr.w r3, [r3, #152] @ 0x98
- 800cd62: 4a86 ldr r2, [pc, #536] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cd64: 430b orrs r3, r1
- 800cd66: 6593 str r3, [r2, #88] @ 0x58
- }
- /*---------------------------- ADC configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
- 800cd68: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cd6c: e9d3 2300 ldrd r2, r3, [r3]
- 800cd70: f402 2300 and.w r3, r2, #524288 @ 0x80000
- 800cd74: 67bb str r3, [r7, #120] @ 0x78
- 800cd76: 2300 movs r3, #0
- 800cd78: 67fb str r3, [r7, #124] @ 0x7c
- 800cd7a: e9d7 121e ldrd r1, r2, [r7, #120] @ 0x78
- 800cd7e: 460b mov r3, r1
- 800cd80: 4313 orrs r3, r2
- 800cd82: d03e beq.n 800ce02 <HAL_RCCEx_PeriphCLKConfig+0xf66>
- {
- switch (PeriphClkInit->AdcClockSelection)
- 800cd84: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cd88: f8d3 30a4 ldr.w r3, [r3, #164] @ 0xa4
- 800cd8c: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800cd90: d022 beq.n 800cdd8 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
- 800cd92: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800cd96: d81b bhi.n 800cdd0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
- 800cd98: 2b00 cmp r3, #0
- 800cd9a: d003 beq.n 800cda4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
- 800cd9c: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800cda0: d00b beq.n 800cdba <HAL_RCCEx_PeriphCLKConfig+0xf1e>
- 800cda2: e015 b.n 800cdd0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
- {
- case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800cda4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cda8: 3308 adds r3, #8
- 800cdaa: 2100 movs r1, #0
- 800cdac: 4618 mov r0, r3
- 800cdae: f001 fbf3 bl 800e598 <RCCEx_PLL2_Config>
- 800cdb2: 4603 mov r3, r0
- 800cdb4: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* ADC clock source configuration done later after clock selection check */
- break;
- 800cdb8: e00f b.n 800cdda <HAL_RCCEx_PeriphCLKConfig+0xf3e>
- case RCC_ADCCLKSOURCE_PLL3: /* PLL3 is used as clock source for ADC*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
- 800cdba: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cdbe: 3328 adds r3, #40 @ 0x28
- 800cdc0: 2102 movs r1, #2
- 800cdc2: 4618 mov r0, r3
- 800cdc4: f001 fc9a bl 800e6fc <RCCEx_PLL3_Config>
- 800cdc8: 4603 mov r3, r0
- 800cdca: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* ADC clock source configuration done later after clock selection check */
- break;
- 800cdce: e004 b.n 800cdda <HAL_RCCEx_PeriphCLKConfig+0xf3e>
- /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
- /* ADC clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800cdd0: 2301 movs r3, #1
- 800cdd2: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800cdd6: e000 b.n 800cdda <HAL_RCCEx_PeriphCLKConfig+0xf3e>
- break;
- 800cdd8: bf00 nop
- }
- if (ret == HAL_OK)
- 800cdda: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cdde: 2b00 cmp r3, #0
- 800cde0: d10b bne.n 800cdfa <HAL_RCCEx_PeriphCLKConfig+0xf5e>
- {
- /* Set the source of ADC clock*/
- __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
- 800cde2: 4b66 ldr r3, [pc, #408] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cde4: 6d9b ldr r3, [r3, #88] @ 0x58
- 800cde6: f423 3140 bic.w r1, r3, #196608 @ 0x30000
- 800cdea: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cdee: f8d3 30a4 ldr.w r3, [r3, #164] @ 0xa4
- 800cdf2: 4a62 ldr r2, [pc, #392] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cdf4: 430b orrs r3, r1
- 800cdf6: 6593 str r3, [r2, #88] @ 0x58
- 800cdf8: e003 b.n 800ce02 <HAL_RCCEx_PeriphCLKConfig+0xf66>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800cdfa: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cdfe: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*------------------------------ USB Configuration -------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
- 800ce02: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ce06: e9d3 2300 ldrd r2, r3, [r3]
- 800ce0a: f402 2380 and.w r3, r2, #262144 @ 0x40000
- 800ce0e: 673b str r3, [r7, #112] @ 0x70
- 800ce10: 2300 movs r3, #0
- 800ce12: 677b str r3, [r7, #116] @ 0x74
- 800ce14: e9d7 121c ldrd r1, r2, [r7, #112] @ 0x70
- 800ce18: 460b mov r3, r1
- 800ce1a: 4313 orrs r3, r2
- 800ce1c: d03b beq.n 800ce96 <HAL_RCCEx_PeriphCLKConfig+0xffa>
- {
- switch (PeriphClkInit->UsbClockSelection)
- 800ce1e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ce22: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 800ce26: f5b3 1f40 cmp.w r3, #3145728 @ 0x300000
- 800ce2a: d01f beq.n 800ce6c <HAL_RCCEx_PeriphCLKConfig+0xfd0>
- 800ce2c: f5b3 1f40 cmp.w r3, #3145728 @ 0x300000
- 800ce30: d818 bhi.n 800ce64 <HAL_RCCEx_PeriphCLKConfig+0xfc8>
- 800ce32: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 800ce36: d003 beq.n 800ce40 <HAL_RCCEx_PeriphCLKConfig+0xfa4>
- 800ce38: f5b3 1f00 cmp.w r3, #2097152 @ 0x200000
- 800ce3c: d007 beq.n 800ce4e <HAL_RCCEx_PeriphCLKConfig+0xfb2>
- 800ce3e: e011 b.n 800ce64 <HAL_RCCEx_PeriphCLKConfig+0xfc8>
- {
- case RCC_USBCLKSOURCE_PLL: /* PLL is used as clock source for USB*/
- /* Enable USB Clock output generated form System USB . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800ce40: 4b4e ldr r3, [pc, #312] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800ce42: 6adb ldr r3, [r3, #44] @ 0x2c
- 800ce44: 4a4d ldr r2, [pc, #308] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800ce46: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800ce4a: 62d3 str r3, [r2, #44] @ 0x2c
- /* USB clock source configuration done later after clock selection check */
- break;
- 800ce4c: e00f b.n 800ce6e <HAL_RCCEx_PeriphCLKConfig+0xfd2>
- case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
- 800ce4e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ce52: 3328 adds r3, #40 @ 0x28
- 800ce54: 2101 movs r1, #1
- 800ce56: 4618 mov r0, r3
- 800ce58: f001 fc50 bl 800e6fc <RCCEx_PLL3_Config>
- 800ce5c: 4603 mov r3, r0
- 800ce5e: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* USB clock source configuration done later after clock selection check */
- break;
- 800ce62: e004 b.n 800ce6e <HAL_RCCEx_PeriphCLKConfig+0xfd2>
- /* HSI48 oscillator is used as source of USB clock */
- /* USB clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800ce64: 2301 movs r3, #1
- 800ce66: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800ce6a: e000 b.n 800ce6e <HAL_RCCEx_PeriphCLKConfig+0xfd2>
- break;
- 800ce6c: bf00 nop
- }
- if (ret == HAL_OK)
- 800ce6e: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800ce72: 2b00 cmp r3, #0
- 800ce74: d10b bne.n 800ce8e <HAL_RCCEx_PeriphCLKConfig+0xff2>
- {
- /* Set the source of USB clock*/
- __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
- 800ce76: 4b41 ldr r3, [pc, #260] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800ce78: 6d5b ldr r3, [r3, #84] @ 0x54
- 800ce7a: f423 1140 bic.w r1, r3, #3145728 @ 0x300000
- 800ce7e: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ce82: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 800ce86: 4a3d ldr r2, [pc, #244] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800ce88: 430b orrs r3, r1
- 800ce8a: 6553 str r3, [r2, #84] @ 0x54
- 800ce8c: e003 b.n 800ce96 <HAL_RCCEx_PeriphCLKConfig+0xffa>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800ce8e: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800ce92: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*------------------------------------- SDMMC Configuration ------------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
- 800ce96: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ce9a: e9d3 2300 ldrd r2, r3, [r3]
- 800ce9e: f402 3380 and.w r3, r2, #65536 @ 0x10000
- 800cea2: 66bb str r3, [r7, #104] @ 0x68
- 800cea4: 2300 movs r3, #0
- 800cea6: 66fb str r3, [r7, #108] @ 0x6c
- 800cea8: e9d7 121a ldrd r1, r2, [r7, #104] @ 0x68
- 800ceac: 460b mov r3, r1
- 800ceae: 4313 orrs r3, r2
- 800ceb0: d031 beq.n 800cf16 <HAL_RCCEx_PeriphCLKConfig+0x107a>
- {
- /* Check the parameters */
- assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
- switch (PeriphClkInit->SdmmcClockSelection)
- 800ceb2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ceb6: 6d1b ldr r3, [r3, #80] @ 0x50
- 800ceb8: 2b00 cmp r3, #0
- 800ceba: d003 beq.n 800cec4 <HAL_RCCEx_PeriphCLKConfig+0x1028>
- 800cebc: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800cec0: d007 beq.n 800ced2 <HAL_RCCEx_PeriphCLKConfig+0x1036>
- 800cec2: e011 b.n 800cee8 <HAL_RCCEx_PeriphCLKConfig+0x104c>
- {
- case RCC_SDMMCCLKSOURCE_PLL: /* PLL is used as clock source for SDMMC*/
- /* Enable SDMMC Clock output generated form System PLL . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800cec4: 4b2d ldr r3, [pc, #180] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cec6: 6adb ldr r3, [r3, #44] @ 0x2c
- 800cec8: 4a2c ldr r2, [pc, #176] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800ceca: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800cece: 62d3 str r3, [r2, #44] @ 0x2c
- /* SDMMC clock source configuration done later after clock selection check */
- break;
- 800ced0: e00e b.n 800cef0 <HAL_RCCEx_PeriphCLKConfig+0x1054>
- case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
- 800ced2: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800ced6: 3308 adds r3, #8
- 800ced8: 2102 movs r1, #2
- 800ceda: 4618 mov r0, r3
- 800cedc: f001 fb5c bl 800e598 <RCCEx_PLL2_Config>
- 800cee0: 4603 mov r3, r0
- 800cee2: f887 311f strb.w r3, [r7, #287] @ 0x11f
- /* SDMMC clock source configuration done later after clock selection check */
- break;
- 800cee6: e003 b.n 800cef0 <HAL_RCCEx_PeriphCLKConfig+0x1054>
- default:
- ret = HAL_ERROR;
- 800cee8: 2301 movs r3, #1
- 800ceea: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800ceee: bf00 nop
- }
- if (ret == HAL_OK)
- 800cef0: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cef4: 2b00 cmp r3, #0
- 800cef6: d10a bne.n 800cf0e <HAL_RCCEx_PeriphCLKConfig+0x1072>
- {
- /* Set the source of SDMMC clock*/
- __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
- 800cef8: 4b20 ldr r3, [pc, #128] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cefa: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800cefc: f423 3180 bic.w r1, r3, #65536 @ 0x10000
- 800cf00: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cf04: 6d1b ldr r3, [r3, #80] @ 0x50
- 800cf06: 4a1d ldr r2, [pc, #116] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cf08: 430b orrs r3, r1
- 800cf0a: 64d3 str r3, [r2, #76] @ 0x4c
- 800cf0c: e003 b.n 800cf16 <HAL_RCCEx_PeriphCLKConfig+0x107a>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800cf0e: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cf12: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- #endif /* LTDC */
- /*------------------------------ RNG Configuration -------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
- 800cf16: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cf1a: e9d3 2300 ldrd r2, r3, [r3]
- 800cf1e: f402 3300 and.w r3, r2, #131072 @ 0x20000
- 800cf22: 663b str r3, [r7, #96] @ 0x60
- 800cf24: 2300 movs r3, #0
- 800cf26: 667b str r3, [r7, #100] @ 0x64
- 800cf28: e9d7 1218 ldrd r1, r2, [r7, #96] @ 0x60
- 800cf2c: 460b mov r3, r1
- 800cf2e: 4313 orrs r3, r2
- 800cf30: d03b beq.n 800cfaa <HAL_RCCEx_PeriphCLKConfig+0x110e>
- {
- switch (PeriphClkInit->RngClockSelection)
- 800cf32: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cf36: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 800cf3a: f5b3 7f40 cmp.w r3, #768 @ 0x300
- 800cf3e: d018 beq.n 800cf72 <HAL_RCCEx_PeriphCLKConfig+0x10d6>
- 800cf40: f5b3 7f40 cmp.w r3, #768 @ 0x300
- 800cf44: d811 bhi.n 800cf6a <HAL_RCCEx_PeriphCLKConfig+0x10ce>
- 800cf46: f5b3 7f00 cmp.w r3, #512 @ 0x200
- 800cf4a: d014 beq.n 800cf76 <HAL_RCCEx_PeriphCLKConfig+0x10da>
- 800cf4c: f5b3 7f00 cmp.w r3, #512 @ 0x200
- 800cf50: d80b bhi.n 800cf6a <HAL_RCCEx_PeriphCLKConfig+0x10ce>
- 800cf52: 2b00 cmp r3, #0
- 800cf54: d014 beq.n 800cf80 <HAL_RCCEx_PeriphCLKConfig+0x10e4>
- 800cf56: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800cf5a: d106 bne.n 800cf6a <HAL_RCCEx_PeriphCLKConfig+0x10ce>
- {
- case RCC_RNGCLKSOURCE_PLL: /* PLL is used as clock source for RNG*/
- /* Enable RNG Clock output generated form System RNG . */
- __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
- 800cf5c: 4b07 ldr r3, [pc, #28] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cf5e: 6adb ldr r3, [r3, #44] @ 0x2c
- 800cf60: 4a06 ldr r2, [pc, #24] @ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
- 800cf62: f443 3300 orr.w r3, r3, #131072 @ 0x20000
- 800cf66: 62d3 str r3, [r2, #44] @ 0x2c
- /* RNG clock source configuration done later after clock selection check */
- break;
- 800cf68: e00b b.n 800cf82 <HAL_RCCEx_PeriphCLKConfig+0x10e6>
- /* HSI48 oscillator is used as source of RNG clock */
- /* RNG clock source configuration done later after clock selection check */
- break;
- default:
- ret = HAL_ERROR;
- 800cf6a: 2301 movs r3, #1
- 800cf6c: f887 311f strb.w r3, [r7, #287] @ 0x11f
- break;
- 800cf70: e007 b.n 800cf82 <HAL_RCCEx_PeriphCLKConfig+0x10e6>
- break;
- 800cf72: bf00 nop
- 800cf74: e005 b.n 800cf82 <HAL_RCCEx_PeriphCLKConfig+0x10e6>
- break;
- 800cf76: bf00 nop
- 800cf78: e003 b.n 800cf82 <HAL_RCCEx_PeriphCLKConfig+0x10e6>
- 800cf7a: bf00 nop
- 800cf7c: 58024400 .word 0x58024400
- break;
- 800cf80: bf00 nop
- }
- if (ret == HAL_OK)
- 800cf82: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cf86: 2b00 cmp r3, #0
- 800cf88: d10b bne.n 800cfa2 <HAL_RCCEx_PeriphCLKConfig+0x1106>
- {
- /* Set the source of RNG clock*/
- __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
- 800cf8a: 4bba ldr r3, [pc, #744] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800cf8c: 6d5b ldr r3, [r3, #84] @ 0x54
- 800cf8e: f423 7140 bic.w r1, r3, #768 @ 0x300
- 800cf92: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cf96: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 800cf9a: 4ab6 ldr r2, [pc, #728] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800cf9c: 430b orrs r3, r1
- 800cf9e: 6553 str r3, [r2, #84] @ 0x54
- 800cfa0: e003 b.n 800cfaa <HAL_RCCEx_PeriphCLKConfig+0x110e>
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800cfa2: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800cfa6: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- /*------------------------------ SWPMI1 Configuration ------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
- 800cfaa: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cfae: e9d3 2300 ldrd r2, r3, [r3]
- 800cfb2: f402 1380 and.w r3, r2, #1048576 @ 0x100000
- 800cfb6: 65bb str r3, [r7, #88] @ 0x58
- 800cfb8: 2300 movs r3, #0
- 800cfba: 65fb str r3, [r7, #92] @ 0x5c
- 800cfbc: e9d7 1216 ldrd r1, r2, [r7, #88] @ 0x58
- 800cfc0: 460b mov r3, r1
- 800cfc2: 4313 orrs r3, r2
- 800cfc4: d009 beq.n 800cfda <HAL_RCCEx_PeriphCLKConfig+0x113e>
- {
- /* Check the parameters */
- assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
- /* Configure the SWPMI1 interface clock source */
- __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
- 800cfc6: 4bab ldr r3, [pc, #684] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800cfc8: 6d1b ldr r3, [r3, #80] @ 0x50
- 800cfca: f023 4100 bic.w r1, r3, #2147483648 @ 0x80000000
- 800cfce: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cfd2: 6f5b ldr r3, [r3, #116] @ 0x74
- 800cfd4: 4aa7 ldr r2, [pc, #668] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800cfd6: 430b orrs r3, r1
- 800cfd8: 6513 str r3, [r2, #80] @ 0x50
- }
- #if defined(HRTIM1)
- /*------------------------------ HRTIM1 clock Configuration ----------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
- 800cfda: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800cfde: e9d3 2300 ldrd r2, r3, [r3]
- 800cfe2: f002 5380 and.w r3, r2, #268435456 @ 0x10000000
- 800cfe6: 653b str r3, [r7, #80] @ 0x50
- 800cfe8: 2300 movs r3, #0
- 800cfea: 657b str r3, [r7, #84] @ 0x54
- 800cfec: e9d7 1214 ldrd r1, r2, [r7, #80] @ 0x50
- 800cff0: 460b mov r3, r1
- 800cff2: 4313 orrs r3, r2
- 800cff4: d00a beq.n 800d00c <HAL_RCCEx_PeriphCLKConfig+0x1170>
- {
- /* Check the parameters */
- assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
- /* Configure the HRTIM1 clock source */
- __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
- 800cff6: 4b9f ldr r3, [pc, #636] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800cff8: 691b ldr r3, [r3, #16]
- 800cffa: f423 4180 bic.w r1, r3, #16384 @ 0x4000
- 800cffe: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d002: f8d3 30b8 ldr.w r3, [r3, #184] @ 0xb8
- 800d006: 4a9b ldr r2, [pc, #620] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d008: 430b orrs r3, r1
- 800d00a: 6113 str r3, [r2, #16]
- }
- #endif /*HRTIM1*/
- /*------------------------------ DFSDM1 Configuration ------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
- 800d00c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d010: e9d3 2300 ldrd r2, r3, [r3]
- 800d014: f402 1300 and.w r3, r2, #2097152 @ 0x200000
- 800d018: 64bb str r3, [r7, #72] @ 0x48
- 800d01a: 2300 movs r3, #0
- 800d01c: 64fb str r3, [r7, #76] @ 0x4c
- 800d01e: e9d7 1212 ldrd r1, r2, [r7, #72] @ 0x48
- 800d022: 460b mov r3, r1
- 800d024: 4313 orrs r3, r2
- 800d026: d009 beq.n 800d03c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
- {
- /* Check the parameters */
- assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
- /* Configure the DFSDM1 interface clock source */
- __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
- 800d028: 4b92 ldr r3, [pc, #584] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d02a: 6d1b ldr r3, [r3, #80] @ 0x50
- 800d02c: f023 7180 bic.w r1, r3, #16777216 @ 0x1000000
- 800d030: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d034: 6edb ldr r3, [r3, #108] @ 0x6c
- 800d036: 4a8f ldr r2, [pc, #572] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d038: 430b orrs r3, r1
- 800d03a: 6513 str r3, [r2, #80] @ 0x50
- __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
- }
- #endif /* DFSDM2 */
- /*------------------------------------ TIM configuration --------------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
- 800d03c: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d040: e9d3 2300 ldrd r2, r3, [r3]
- 800d044: f002 4380 and.w r3, r2, #1073741824 @ 0x40000000
- 800d048: 643b str r3, [r7, #64] @ 0x40
- 800d04a: 2300 movs r3, #0
- 800d04c: 647b str r3, [r7, #68] @ 0x44
- 800d04e: e9d7 1210 ldrd r1, r2, [r7, #64] @ 0x40
- 800d052: 460b mov r3, r1
- 800d054: 4313 orrs r3, r2
- 800d056: d00e beq.n 800d076 <HAL_RCCEx_PeriphCLKConfig+0x11da>
- {
- /* Check the parameters */
- assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
- /* Configure Timer Prescaler */
- __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
- 800d058: 4b86 ldr r3, [pc, #536] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d05a: 691b ldr r3, [r3, #16]
- 800d05c: 4a85 ldr r2, [pc, #532] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d05e: f423 4300 bic.w r3, r3, #32768 @ 0x8000
- 800d062: 6113 str r3, [r2, #16]
- 800d064: 4b83 ldr r3, [pc, #524] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d066: 6919 ldr r1, [r3, #16]
- 800d068: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d06c: f8d3 30bc ldr.w r3, [r3, #188] @ 0xbc
- 800d070: 4a80 ldr r2, [pc, #512] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d072: 430b orrs r3, r1
- 800d074: 6113 str r3, [r2, #16]
- }
- /*------------------------------------ CKPER configuration --------------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
- 800d076: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d07a: e9d3 2300 ldrd r2, r3, [r3]
- 800d07e: f002 4300 and.w r3, r2, #2147483648 @ 0x80000000
- 800d082: 63bb str r3, [r7, #56] @ 0x38
- 800d084: 2300 movs r3, #0
- 800d086: 63fb str r3, [r7, #60] @ 0x3c
- 800d088: e9d7 120e ldrd r1, r2, [r7, #56] @ 0x38
- 800d08c: 460b mov r3, r1
- 800d08e: 4313 orrs r3, r2
- 800d090: d009 beq.n 800d0a6 <HAL_RCCEx_PeriphCLKConfig+0x120a>
- {
- /* Check the parameters */
- assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
- /* Configure the CKPER clock source */
- __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
- 800d092: 4b78 ldr r3, [pc, #480] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d094: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800d096: f023 5140 bic.w r1, r3, #805306368 @ 0x30000000
- 800d09a: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d09e: 6d5b ldr r3, [r3, #84] @ 0x54
- 800d0a0: 4a74 ldr r2, [pc, #464] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d0a2: 430b orrs r3, r1
- 800d0a4: 64d3 str r3, [r2, #76] @ 0x4c
- }
- /*------------------------------ CEC Configuration ------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
- 800d0a6: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d0aa: e9d3 2300 ldrd r2, r3, [r3]
- 800d0ae: f402 0300 and.w r3, r2, #8388608 @ 0x800000
- 800d0b2: 633b str r3, [r7, #48] @ 0x30
- 800d0b4: 2300 movs r3, #0
- 800d0b6: 637b str r3, [r7, #52] @ 0x34
- 800d0b8: e9d7 120c ldrd r1, r2, [r7, #48] @ 0x30
- 800d0bc: 460b mov r3, r1
- 800d0be: 4313 orrs r3, r2
- 800d0c0: d00a beq.n 800d0d8 <HAL_RCCEx_PeriphCLKConfig+0x123c>
- {
- /* Check the parameters */
- assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
- /* Configure the CEC interface clock source */
- __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
- 800d0c2: 4b6c ldr r3, [pc, #432] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d0c4: 6d5b ldr r3, [r3, #84] @ 0x54
- 800d0c6: f423 0140 bic.w r1, r3, #12582912 @ 0xc00000
- 800d0ca: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d0ce: f8d3 308c ldr.w r3, [r3, #140] @ 0x8c
- 800d0d2: 4a68 ldr r2, [pc, #416] @ (800d274 <HAL_RCCEx_PeriphCLKConfig+0x13d8>)
- 800d0d4: 430b orrs r3, r1
- 800d0d6: 6553 str r3, [r2, #84] @ 0x54
- }
- /*---------------------------- PLL2 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
- 800d0d8: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d0dc: e9d3 2300 ldrd r2, r3, [r3]
- 800d0e0: 2100 movs r1, #0
- 800d0e2: 62b9 str r1, [r7, #40] @ 0x28
- 800d0e4: f003 0301 and.w r3, r3, #1
- 800d0e8: 62fb str r3, [r7, #44] @ 0x2c
- 800d0ea: e9d7 120a ldrd r1, r2, [r7, #40] @ 0x28
- 800d0ee: 460b mov r3, r1
- 800d0f0: 4313 orrs r3, r2
- 800d0f2: d011 beq.n 800d118 <HAL_RCCEx_PeriphCLKConfig+0x127c>
- {
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
- 800d0f4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d0f8: 3308 adds r3, #8
- 800d0fa: 2100 movs r1, #0
- 800d0fc: 4618 mov r0, r3
- 800d0fe: f001 fa4b bl 800e598 <RCCEx_PLL2_Config>
- 800d102: 4603 mov r3, r0
- 800d104: f887 311f strb.w r3, [r7, #287] @ 0x11f
-
- if (ret == HAL_OK)
- 800d108: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d10c: 2b00 cmp r3, #0
- 800d10e: d003 beq.n 800d118 <HAL_RCCEx_PeriphCLKConfig+0x127c>
- /*Nothing to do*/
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800d110: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d114: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
-
-
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
- 800d118: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d11c: e9d3 2300 ldrd r2, r3, [r3]
- 800d120: 2100 movs r1, #0
- 800d122: 6239 str r1, [r7, #32]
- 800d124: f003 0302 and.w r3, r3, #2
- 800d128: 627b str r3, [r7, #36] @ 0x24
- 800d12a: e9d7 1208 ldrd r1, r2, [r7, #32]
- 800d12e: 460b mov r3, r1
- 800d130: 4313 orrs r3, r2
- 800d132: d011 beq.n 800d158 <HAL_RCCEx_PeriphCLKConfig+0x12bc>
- {
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
- 800d134: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d138: 3308 adds r3, #8
- 800d13a: 2101 movs r1, #1
- 800d13c: 4618 mov r0, r3
- 800d13e: f001 fa2b bl 800e598 <RCCEx_PLL2_Config>
- 800d142: 4603 mov r3, r0
- 800d144: f887 311f strb.w r3, [r7, #287] @ 0x11f
-
- if (ret == HAL_OK)
- 800d148: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d14c: 2b00 cmp r3, #0
- 800d14e: d003 beq.n 800d158 <HAL_RCCEx_PeriphCLKConfig+0x12bc>
- /*Nothing to do*/
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800d150: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d154: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
-
-
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
- 800d158: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d15c: e9d3 2300 ldrd r2, r3, [r3]
- 800d160: 2100 movs r1, #0
- 800d162: 61b9 str r1, [r7, #24]
- 800d164: f003 0304 and.w r3, r3, #4
- 800d168: 61fb str r3, [r7, #28]
- 800d16a: e9d7 1206 ldrd r1, r2, [r7, #24]
- 800d16e: 460b mov r3, r1
- 800d170: 4313 orrs r3, r2
- 800d172: d011 beq.n 800d198 <HAL_RCCEx_PeriphCLKConfig+0x12fc>
- {
- ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
- 800d174: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d178: 3308 adds r3, #8
- 800d17a: 2102 movs r1, #2
- 800d17c: 4618 mov r0, r3
- 800d17e: f001 fa0b bl 800e598 <RCCEx_PLL2_Config>
- 800d182: 4603 mov r3, r0
- 800d184: f887 311f strb.w r3, [r7, #287] @ 0x11f
-
- if (ret == HAL_OK)
- 800d188: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d18c: 2b00 cmp r3, #0
- 800d18e: d003 beq.n 800d198 <HAL_RCCEx_PeriphCLKConfig+0x12fc>
- /*Nothing to do*/
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800d190: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d194: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
-
- /*---------------------------- PLL3 configuration -------------------------------*/
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
- 800d198: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d19c: e9d3 2300 ldrd r2, r3, [r3]
- 800d1a0: 2100 movs r1, #0
- 800d1a2: 6139 str r1, [r7, #16]
- 800d1a4: f003 0308 and.w r3, r3, #8
- 800d1a8: 617b str r3, [r7, #20]
- 800d1aa: e9d7 1204 ldrd r1, r2, [r7, #16]
- 800d1ae: 460b mov r3, r1
- 800d1b0: 4313 orrs r3, r2
- 800d1b2: d011 beq.n 800d1d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>
- {
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
- 800d1b4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d1b8: 3328 adds r3, #40 @ 0x28
- 800d1ba: 2100 movs r1, #0
- 800d1bc: 4618 mov r0, r3
- 800d1be: f001 fa9d bl 800e6fc <RCCEx_PLL3_Config>
- 800d1c2: 4603 mov r3, r0
- 800d1c4: f887 311f strb.w r3, [r7, #287] @ 0x11f
-
- if (ret == HAL_OK)
- 800d1c8: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d1cc: 2b00 cmp r3, #0
- 800d1ce: d003 beq.n 800d1d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>
- /*Nothing to do*/
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800d1d0: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d1d4: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
-
-
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
- 800d1d8: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d1dc: e9d3 2300 ldrd r2, r3, [r3]
- 800d1e0: 2100 movs r1, #0
- 800d1e2: 60b9 str r1, [r7, #8]
- 800d1e4: f003 0310 and.w r3, r3, #16
- 800d1e8: 60fb str r3, [r7, #12]
- 800d1ea: e9d7 1202 ldrd r1, r2, [r7, #8]
- 800d1ee: 460b mov r3, r1
- 800d1f0: 4313 orrs r3, r2
- 800d1f2: d011 beq.n 800d218 <HAL_RCCEx_PeriphCLKConfig+0x137c>
- {
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
- 800d1f4: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d1f8: 3328 adds r3, #40 @ 0x28
- 800d1fa: 2101 movs r1, #1
- 800d1fc: 4618 mov r0, r3
- 800d1fe: f001 fa7d bl 800e6fc <RCCEx_PLL3_Config>
- 800d202: 4603 mov r3, r0
- 800d204: f887 311f strb.w r3, [r7, #287] @ 0x11f
-
- if (ret == HAL_OK)
- 800d208: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d20c: 2b00 cmp r3, #0
- 800d20e: d003 beq.n 800d218 <HAL_RCCEx_PeriphCLKConfig+0x137c>
- /*Nothing to do*/
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800d210: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d214: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
-
-
- if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
- 800d218: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d21c: e9d3 2300 ldrd r2, r3, [r3]
- 800d220: 2100 movs r1, #0
- 800d222: 6039 str r1, [r7, #0]
- 800d224: f003 0320 and.w r3, r3, #32
- 800d228: 607b str r3, [r7, #4]
- 800d22a: e9d7 1200 ldrd r1, r2, [r7]
- 800d22e: 460b mov r3, r1
- 800d230: 4313 orrs r3, r2
- 800d232: d011 beq.n 800d258 <HAL_RCCEx_PeriphCLKConfig+0x13bc>
- {
- ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
- 800d234: f8d7 310c ldr.w r3, [r7, #268] @ 0x10c
- 800d238: 3328 adds r3, #40 @ 0x28
- 800d23a: 2102 movs r1, #2
- 800d23c: 4618 mov r0, r3
- 800d23e: f001 fa5d bl 800e6fc <RCCEx_PLL3_Config>
- 800d242: 4603 mov r3, r0
- 800d244: f887 311f strb.w r3, [r7, #287] @ 0x11f
-
- if (ret == HAL_OK)
- 800d248: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d24c: 2b00 cmp r3, #0
- 800d24e: d003 beq.n 800d258 <HAL_RCCEx_PeriphCLKConfig+0x13bc>
- /*Nothing to do*/
- }
- else
- {
- /* set overall return value */
- status = ret;
- 800d250: f897 311f ldrb.w r3, [r7, #287] @ 0x11f
- 800d254: f887 311e strb.w r3, [r7, #286] @ 0x11e
- }
- }
- if (status == HAL_OK)
- 800d258: f897 311e ldrb.w r3, [r7, #286] @ 0x11e
- 800d25c: 2b00 cmp r3, #0
- 800d25e: d101 bne.n 800d264 <HAL_RCCEx_PeriphCLKConfig+0x13c8>
- {
- return HAL_OK;
- 800d260: 2300 movs r3, #0
- 800d262: e000 b.n 800d266 <HAL_RCCEx_PeriphCLKConfig+0x13ca>
- }
- return HAL_ERROR;
- 800d264: 2301 movs r3, #1
- }
- 800d266: 4618 mov r0, r3
- 800d268: f507 7790 add.w r7, r7, #288 @ 0x120
- 800d26c: 46bd mov sp, r7
- 800d26e: e8bd 8fb0 ldmia.w sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
- 800d272: bf00 nop
- 800d274: 58024400 .word 0x58024400
- 0800d278 <HAL_RCCEx_GetPeriphCLKFreq>:
- * @retval Frequency in KHz
- *
- * (*) : Available on some STM32H7 lines only.
- */
- uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
- {
- 800d278: b580 push {r7, lr}
- 800d27a: b090 sub sp, #64 @ 0x40
- 800d27c: af00 add r7, sp, #0
- 800d27e: e9c7 0100 strd r0, r1, [r7]
- /* This variable is used to store the SAI and CKP clock source */
- uint32_t saiclocksource;
- uint32_t ckpclocksource;
- uint32_t srcclk;
- if (PeriphClk == RCC_PERIPHCLK_SAI1)
- 800d282: e9d7 2300 ldrd r2, r3, [r7]
- 800d286: f5a2 7180 sub.w r1, r2, #256 @ 0x100
- 800d28a: 430b orrs r3, r1
- 800d28c: f040 8094 bne.w 800d3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
- {
- saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
- 800d290: 4b9e ldr r3, [pc, #632] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d292: 6d1b ldr r3, [r3, #80] @ 0x50
- 800d294: f003 0307 and.w r3, r3, #7
- 800d298: 633b str r3, [r7, #48] @ 0x30
- switch (saiclocksource)
- 800d29a: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d29c: 2b04 cmp r3, #4
- 800d29e: f200 8087 bhi.w 800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
- 800d2a2: a201 add r2, pc, #4 @ (adr r2, 800d2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
- 800d2a4: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800d2a8: 0800d2bd .word 0x0800d2bd
- 800d2ac: 0800d2e5 .word 0x0800d2e5
- 800d2b0: 0800d30d .word 0x0800d30d
- 800d2b4: 0800d3a9 .word 0x0800d3a9
- 800d2b8: 0800d335 .word 0x0800d335
- {
- case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
- 800d2bc: 4b93 ldr r3, [pc, #588] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d2be: 681b ldr r3, [r3, #0]
- 800d2c0: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800d2c4: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800d2c8: d108 bne.n 800d2dc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
- {
- HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
- 800d2ca: f107 0324 add.w r3, r7, #36 @ 0x24
- 800d2ce: 4618 mov r0, r3
- 800d2d0: f001 f810 bl 800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>
- frequency = pll1_clocks.PLL1_Q_Frequency;
- 800d2d4: 6abb ldr r3, [r7, #40] @ 0x28
- 800d2d6: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d2d8: f000 bd45 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d2dc: 2300 movs r3, #0
- 800d2de: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d2e0: f000 bd41 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800d2e4: 4b89 ldr r3, [pc, #548] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d2e6: 681b ldr r3, [r3, #0]
- 800d2e8: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800d2ec: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800d2f0: d108 bne.n 800d304 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800d2f2: f107 0318 add.w r3, r7, #24
- 800d2f6: 4618 mov r0, r3
- 800d2f8: f000 fd54 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_P_Frequency;
- 800d2fc: 69bb ldr r3, [r7, #24]
- 800d2fe: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d300: f000 bd31 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d304: 2300 movs r3, #0
- 800d306: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d308: f000 bd2d b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800d30c: 4b7f ldr r3, [pc, #508] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d30e: 681b ldr r3, [r3, #0]
- 800d310: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800d314: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d318: d108 bne.n 800d32c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800d31a: f107 030c add.w r3, r7, #12
- 800d31e: 4618 mov r0, r3
- 800d320: f000 fe94 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_P_Frequency;
- 800d324: 68fb ldr r3, [r7, #12]
- 800d326: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d328: f000 bd1d b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d32c: 2300 movs r3, #0
- 800d32e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d330: f000 bd19 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
- {
- ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
- 800d334: 4b75 ldr r3, [pc, #468] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d336: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800d338: f003 5340 and.w r3, r3, #805306368 @ 0x30000000
- 800d33c: 637b str r3, [r7, #52] @ 0x34
- if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
- 800d33e: 4b73 ldr r3, [pc, #460] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d340: 681b ldr r3, [r3, #0]
- 800d342: f003 0304 and.w r3, r3, #4
- 800d346: 2b04 cmp r3, #4
- 800d348: d10c bne.n 800d364 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
- 800d34a: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d34c: 2b00 cmp r3, #0
- 800d34e: d109 bne.n 800d364 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
- {
- /* In Case the CKPER Source is HSI */
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800d350: 4b6e ldr r3, [pc, #440] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d352: 681b ldr r3, [r3, #0]
- 800d354: 08db lsrs r3, r3, #3
- 800d356: f003 0303 and.w r3, r3, #3
- 800d35a: 4a6d ldr r2, [pc, #436] @ (800d510 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
- 800d35c: fa22 f303 lsr.w r3, r2, r3
- 800d360: 63fb str r3, [r7, #60] @ 0x3c
- 800d362: e01f b.n 800d3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
- 800d364: 4b69 ldr r3, [pc, #420] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d366: 681b ldr r3, [r3, #0]
- 800d368: f403 7380 and.w r3, r3, #256 @ 0x100
- 800d36c: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d370: d106 bne.n 800d380 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
- 800d372: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d374: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800d378: d102 bne.n 800d380 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
- {
- /* In Case the CKPER Source is CSI */
- frequency = CSI_VALUE;
- 800d37a: 4b66 ldr r3, [pc, #408] @ (800d514 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
- 800d37c: 63fb str r3, [r7, #60] @ 0x3c
- 800d37e: e011 b.n 800d3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
- 800d380: 4b62 ldr r3, [pc, #392] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d382: 681b ldr r3, [r3, #0]
- 800d384: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800d388: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800d38c: d106 bne.n 800d39c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
- 800d38e: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d390: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d394: d102 bne.n 800d39c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
- {
- /* In Case the CKPER Source is HSE */
- frequency = HSE_VALUE;
- 800d396: 4b60 ldr r3, [pc, #384] @ (800d518 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
- 800d398: 63fb str r3, [r7, #60] @ 0x3c
- 800d39a: e003 b.n 800d3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
- }
- else
- {
- /* In Case the CKPER is disabled*/
- frequency = 0;
- 800d39c: 2300 movs r3, #0
- 800d39e: 63fb str r3, [r7, #60] @ 0x3c
- }
- break;
- 800d3a0: f000 bce1 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800d3a4: f000 bcdf b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
- {
- frequency = EXTERNAL_CLOCK_VALUE;
- 800d3a8: 4b5c ldr r3, [pc, #368] @ (800d51c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
- 800d3aa: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d3ac: f000 bcdb b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800d3b0: 2300 movs r3, #0
- 800d3b2: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d3b4: f000 bcd7 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- }
- }
- #if defined(SAI3)
- else if (PeriphClk == RCC_PERIPHCLK_SAI23)
- 800d3b8: e9d7 2300 ldrd r2, r3, [r7]
- 800d3bc: f5a2 7100 sub.w r1, r2, #512 @ 0x200
- 800d3c0: 430b orrs r3, r1
- 800d3c2: f040 80ad bne.w 800d520 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
- {
- saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
- 800d3c6: 4b51 ldr r3, [pc, #324] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d3c8: 6d1b ldr r3, [r3, #80] @ 0x50
- 800d3ca: f403 73e0 and.w r3, r3, #448 @ 0x1c0
- 800d3ce: 633b str r3, [r7, #48] @ 0x30
- switch (saiclocksource)
- 800d3d0: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d3d2: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d3d6: d056 beq.n 800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
- 800d3d8: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d3da: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d3de: f200 8090 bhi.w 800d502 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
- 800d3e2: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d3e4: 2bc0 cmp r3, #192 @ 0xc0
- 800d3e6: f000 8088 beq.w 800d4fa <HAL_RCCEx_GetPeriphCLKFreq+0x282>
- 800d3ea: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d3ec: 2bc0 cmp r3, #192 @ 0xc0
- 800d3ee: f200 8088 bhi.w 800d502 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
- 800d3f2: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d3f4: 2b80 cmp r3, #128 @ 0x80
- 800d3f6: d032 beq.n 800d45e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
- 800d3f8: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d3fa: 2b80 cmp r3, #128 @ 0x80
- 800d3fc: f200 8081 bhi.w 800d502 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
- 800d400: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d402: 2b00 cmp r3, #0
- 800d404: d003 beq.n 800d40e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
- 800d406: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d408: 2b40 cmp r3, #64 @ 0x40
- 800d40a: d014 beq.n 800d436 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
- 800d40c: e079 b.n 800d502 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
- {
- case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
- 800d40e: 4b3f ldr r3, [pc, #252] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d410: 681b ldr r3, [r3, #0]
- 800d412: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800d416: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800d41a: d108 bne.n 800d42e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
- {
- HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
- 800d41c: f107 0324 add.w r3, r7, #36 @ 0x24
- 800d420: 4618 mov r0, r3
- 800d422: f000 ff67 bl 800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>
- frequency = pll1_clocks.PLL1_Q_Frequency;
- 800d426: 6abb ldr r3, [r7, #40] @ 0x28
- 800d428: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d42a: f000 bc9c b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d42e: 2300 movs r3, #0
- 800d430: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d432: f000 bc98 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800d436: 4b35 ldr r3, [pc, #212] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d438: 681b ldr r3, [r3, #0]
- 800d43a: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800d43e: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800d442: d108 bne.n 800d456 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800d444: f107 0318 add.w r3, r7, #24
- 800d448: 4618 mov r0, r3
- 800d44a: f000 fcab bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_P_Frequency;
- 800d44e: 69bb ldr r3, [r7, #24]
- 800d450: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d452: f000 bc88 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d456: 2300 movs r3, #0
- 800d458: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d45a: f000 bc84 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800d45e: 4b2b ldr r3, [pc, #172] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d460: 681b ldr r3, [r3, #0]
- 800d462: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800d466: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d46a: d108 bne.n 800d47e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800d46c: f107 030c add.w r3, r7, #12
- 800d470: 4618 mov r0, r3
- 800d472: f000 fdeb bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_P_Frequency;
- 800d476: 68fb ldr r3, [r7, #12]
- 800d478: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d47a: f000 bc74 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d47e: 2300 movs r3, #0
- 800d480: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d482: f000 bc70 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
- {
- ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
- 800d486: 4b21 ldr r3, [pc, #132] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d488: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800d48a: f003 5340 and.w r3, r3, #805306368 @ 0x30000000
- 800d48e: 637b str r3, [r7, #52] @ 0x34
- if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
- 800d490: 4b1e ldr r3, [pc, #120] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d492: 681b ldr r3, [r3, #0]
- 800d494: f003 0304 and.w r3, r3, #4
- 800d498: 2b04 cmp r3, #4
- 800d49a: d10c bne.n 800d4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
- 800d49c: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d49e: 2b00 cmp r3, #0
- 800d4a0: d109 bne.n 800d4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
- {
- /* In Case the CKPER Source is HSI */
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800d4a2: 4b1a ldr r3, [pc, #104] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d4a4: 681b ldr r3, [r3, #0]
- 800d4a6: 08db lsrs r3, r3, #3
- 800d4a8: f003 0303 and.w r3, r3, #3
- 800d4ac: 4a18 ldr r2, [pc, #96] @ (800d510 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
- 800d4ae: fa22 f303 lsr.w r3, r2, r3
- 800d4b2: 63fb str r3, [r7, #60] @ 0x3c
- 800d4b4: e01f b.n 800d4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
- 800d4b6: 4b15 ldr r3, [pc, #84] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d4b8: 681b ldr r3, [r3, #0]
- 800d4ba: f403 7380 and.w r3, r3, #256 @ 0x100
- 800d4be: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d4c2: d106 bne.n 800d4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
- 800d4c4: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d4c6: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800d4ca: d102 bne.n 800d4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
- {
- /* In Case the CKPER Source is CSI */
- frequency = CSI_VALUE;
- 800d4cc: 4b11 ldr r3, [pc, #68] @ (800d514 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
- 800d4ce: 63fb str r3, [r7, #60] @ 0x3c
- 800d4d0: e011 b.n 800d4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
- 800d4d2: 4b0e ldr r3, [pc, #56] @ (800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
- 800d4d4: 681b ldr r3, [r3, #0]
- 800d4d6: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800d4da: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800d4de: d106 bne.n 800d4ee <HAL_RCCEx_GetPeriphCLKFreq+0x276>
- 800d4e0: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d4e2: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d4e6: d102 bne.n 800d4ee <HAL_RCCEx_GetPeriphCLKFreq+0x276>
- {
- /* In Case the CKPER Source is HSE */
- frequency = HSE_VALUE;
- 800d4e8: 4b0b ldr r3, [pc, #44] @ (800d518 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
- 800d4ea: 63fb str r3, [r7, #60] @ 0x3c
- 800d4ec: e003 b.n 800d4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
- }
- else
- {
- /* In Case the CKPER is disabled*/
- frequency = 0;
- 800d4ee: 2300 movs r3, #0
- 800d4f0: 63fb str r3, [r7, #60] @ 0x3c
- }
- break;
- 800d4f2: f000 bc38 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800d4f6: f000 bc36 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
- {
- frequency = EXTERNAL_CLOCK_VALUE;
- 800d4fa: 4b08 ldr r3, [pc, #32] @ (800d51c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
- 800d4fc: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d4fe: f000 bc32 b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800d502: 2300 movs r3, #0
- 800d504: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d506: f000 bc2e b.w 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800d50a: bf00 nop
- 800d50c: 58024400 .word 0x58024400
- 800d510: 03d09000 .word 0x03d09000
- 800d514: 003d0900 .word 0x003d0900
- 800d518: 017d7840 .word 0x017d7840
- 800d51c: 00bb8000 .word 0x00bb8000
- }
- }
- #endif
- #if defined(SAI4)
- else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
- 800d520: e9d7 2300 ldrd r2, r3, [r7]
- 800d524: f5a2 6180 sub.w r1, r2, #1024 @ 0x400
- 800d528: 430b orrs r3, r1
- 800d52a: f040 809c bne.w 800d666 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
- {
- saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
- 800d52e: 4b9e ldr r3, [pc, #632] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d530: 6d9b ldr r3, [r3, #88] @ 0x58
- 800d532: f403 0360 and.w r3, r3, #14680064 @ 0xe00000
- 800d536: 633b str r3, [r7, #48] @ 0x30
- switch (saiclocksource)
- 800d538: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d53a: f5b3 0f00 cmp.w r3, #8388608 @ 0x800000
- 800d53e: d054 beq.n 800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0x372>
- 800d540: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d542: f5b3 0f00 cmp.w r3, #8388608 @ 0x800000
- 800d546: f200 808b bhi.w 800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
- 800d54a: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d54c: f5b3 0fc0 cmp.w r3, #6291456 @ 0x600000
- 800d550: f000 8083 beq.w 800d65a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
- 800d554: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d556: f5b3 0fc0 cmp.w r3, #6291456 @ 0x600000
- 800d55a: f200 8081 bhi.w 800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
- 800d55e: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d560: f5b3 0f80 cmp.w r3, #4194304 @ 0x400000
- 800d564: d02f beq.n 800d5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
- 800d566: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d568: f5b3 0f80 cmp.w r3, #4194304 @ 0x400000
- 800d56c: d878 bhi.n 800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
- 800d56e: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d570: 2b00 cmp r3, #0
- 800d572: d004 beq.n 800d57e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
- 800d574: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d576: f5b3 1f00 cmp.w r3, #2097152 @ 0x200000
- 800d57a: d012 beq.n 800d5a2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
- 800d57c: e070 b.n 800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
- {
- case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
- 800d57e: 4b8a ldr r3, [pc, #552] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d580: 681b ldr r3, [r3, #0]
- 800d582: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800d586: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800d58a: d107 bne.n 800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
- {
- HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
- 800d58c: f107 0324 add.w r3, r7, #36 @ 0x24
- 800d590: 4618 mov r0, r3
- 800d592: f000 feaf bl 800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>
- frequency = pll1_clocks.PLL1_Q_Frequency;
- 800d596: 6abb ldr r3, [r7, #40] @ 0x28
- 800d598: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d59a: e3e4 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d59c: 2300 movs r3, #0
- 800d59e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d5a0: e3e1 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800d5a2: 4b81 ldr r3, [pc, #516] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d5a4: 681b ldr r3, [r3, #0]
- 800d5a6: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800d5aa: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800d5ae: d107 bne.n 800d5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800d5b0: f107 0318 add.w r3, r7, #24
- 800d5b4: 4618 mov r0, r3
- 800d5b6: f000 fbf5 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_P_Frequency;
- 800d5ba: 69bb ldr r3, [r7, #24]
- 800d5bc: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d5be: e3d2 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d5c0: 2300 movs r3, #0
- 800d5c2: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d5c4: e3cf b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800d5c6: 4b78 ldr r3, [pc, #480] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d5c8: 681b ldr r3, [r3, #0]
- 800d5ca: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800d5ce: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d5d2: d107 bne.n 800d5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800d5d4: f107 030c add.w r3, r7, #12
- 800d5d8: 4618 mov r0, r3
- 800d5da: f000 fd37 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_P_Frequency;
- 800d5de: 68fb ldr r3, [r7, #12]
- 800d5e0: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d5e2: e3c0 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d5e4: 2300 movs r3, #0
- 800d5e6: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d5e8: e3bd b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
- {
- ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
- 800d5ea: 4b6f ldr r3, [pc, #444] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d5ec: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800d5ee: f003 5340 and.w r3, r3, #805306368 @ 0x30000000
- 800d5f2: 637b str r3, [r7, #52] @ 0x34
- if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
- 800d5f4: 4b6c ldr r3, [pc, #432] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d5f6: 681b ldr r3, [r3, #0]
- 800d5f8: f003 0304 and.w r3, r3, #4
- 800d5fc: 2b04 cmp r3, #4
- 800d5fe: d10c bne.n 800d61a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
- 800d600: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d602: 2b00 cmp r3, #0
- 800d604: d109 bne.n 800d61a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
- {
- /* In Case the CKPER Source is HSI */
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800d606: 4b68 ldr r3, [pc, #416] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d608: 681b ldr r3, [r3, #0]
- 800d60a: 08db lsrs r3, r3, #3
- 800d60c: f003 0303 and.w r3, r3, #3
- 800d610: 4a66 ldr r2, [pc, #408] @ (800d7ac <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
- 800d612: fa22 f303 lsr.w r3, r2, r3
- 800d616: 63fb str r3, [r7, #60] @ 0x3c
- 800d618: e01e b.n 800d658 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
- 800d61a: 4b63 ldr r3, [pc, #396] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d61c: 681b ldr r3, [r3, #0]
- 800d61e: f403 7380 and.w r3, r3, #256 @ 0x100
- 800d622: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d626: d106 bne.n 800d636 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
- 800d628: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d62a: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800d62e: d102 bne.n 800d636 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
- {
- /* In Case the CKPER Source is CSI */
- frequency = CSI_VALUE;
- 800d630: 4b5f ldr r3, [pc, #380] @ (800d7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
- 800d632: 63fb str r3, [r7, #60] @ 0x3c
- 800d634: e010 b.n 800d658 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
- 800d636: 4b5c ldr r3, [pc, #368] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d638: 681b ldr r3, [r3, #0]
- 800d63a: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800d63e: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800d642: d106 bne.n 800d652 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
- 800d644: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d646: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d64a: d102 bne.n 800d652 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
- {
- /* In Case the CKPER Source is HSE */
- frequency = HSE_VALUE;
- 800d64c: 4b59 ldr r3, [pc, #356] @ (800d7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
- 800d64e: 63fb str r3, [r7, #60] @ 0x3c
- 800d650: e002 b.n 800d658 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
- }
- else
- {
- /* In Case the CKPER is disabled*/
- frequency = 0;
- 800d652: 2300 movs r3, #0
- 800d654: 63fb str r3, [r7, #60] @ 0x3c
- }
- break;
- 800d656: e386 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800d658: e385 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
- {
- frequency = EXTERNAL_CLOCK_VALUE;
- 800d65a: 4b57 ldr r3, [pc, #348] @ (800d7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
- 800d65c: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d65e: e382 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800d660: 2300 movs r3, #0
- 800d662: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d664: e37f b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- }
- }
- else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
- 800d666: e9d7 2300 ldrd r2, r3, [r7]
- 800d66a: f5a2 6100 sub.w r1, r2, #2048 @ 0x800
- 800d66e: 430b orrs r3, r1
- 800d670: f040 80a7 bne.w 800d7c2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
- {
- saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
- 800d674: 4b4c ldr r3, [pc, #304] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d676: 6d9b ldr r3, [r3, #88] @ 0x58
- 800d678: f003 63e0 and.w r3, r3, #117440512 @ 0x7000000
- 800d67c: 633b str r3, [r7, #48] @ 0x30
- switch (saiclocksource)
- 800d67e: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d680: f1b3 6f80 cmp.w r3, #67108864 @ 0x4000000
- 800d684: d055 beq.n 800d732 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
- 800d686: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d688: f1b3 6f80 cmp.w r3, #67108864 @ 0x4000000
- 800d68c: f200 8096 bhi.w 800d7bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
- 800d690: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d692: f1b3 7f40 cmp.w r3, #50331648 @ 0x3000000
- 800d696: f000 8084 beq.w 800d7a2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
- 800d69a: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d69c: f1b3 7f40 cmp.w r3, #50331648 @ 0x3000000
- 800d6a0: f200 808c bhi.w 800d7bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
- 800d6a4: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d6a6: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800d6aa: d030 beq.n 800d70e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
- 800d6ac: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d6ae: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800d6b2: f200 8083 bhi.w 800d7bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
- 800d6b6: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d6b8: 2b00 cmp r3, #0
- 800d6ba: d004 beq.n 800d6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
- 800d6bc: 6b3b ldr r3, [r7, #48] @ 0x30
- 800d6be: f1b3 7f80 cmp.w r3, #16777216 @ 0x1000000
- 800d6c2: d012 beq.n 800d6ea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
- 800d6c4: e07a b.n 800d7bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
- {
- case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
- 800d6c6: 4b38 ldr r3, [pc, #224] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d6c8: 681b ldr r3, [r3, #0]
- 800d6ca: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800d6ce: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800d6d2: d107 bne.n 800d6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
- {
- HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
- 800d6d4: f107 0324 add.w r3, r7, #36 @ 0x24
- 800d6d8: 4618 mov r0, r3
- 800d6da: f000 fe0b bl 800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>
- frequency = pll1_clocks.PLL1_Q_Frequency;
- 800d6de: 6abb ldr r3, [r7, #40] @ 0x28
- 800d6e0: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d6e2: e340 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d6e4: 2300 movs r3, #0
- 800d6e6: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d6e8: e33d b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800d6ea: 4b2f ldr r3, [pc, #188] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d6ec: 681b ldr r3, [r3, #0]
- 800d6ee: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800d6f2: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800d6f6: d107 bne.n 800d708 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800d6f8: f107 0318 add.w r3, r7, #24
- 800d6fc: 4618 mov r0, r3
- 800d6fe: f000 fb51 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_P_Frequency;
- 800d702: 69bb ldr r3, [r7, #24]
- 800d704: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d706: e32e b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d708: 2300 movs r3, #0
- 800d70a: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d70c: e32b b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800d70e: 4b26 ldr r3, [pc, #152] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d710: 681b ldr r3, [r3, #0]
- 800d712: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800d716: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d71a: d107 bne.n 800d72c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800d71c: f107 030c add.w r3, r7, #12
- 800d720: 4618 mov r0, r3
- 800d722: f000 fc93 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_P_Frequency;
- 800d726: 68fb ldr r3, [r7, #12]
- 800d728: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d72a: e31c b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d72c: 2300 movs r3, #0
- 800d72e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d730: e319 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
- {
- ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
- 800d732: 4b1d ldr r3, [pc, #116] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d734: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800d736: f003 5340 and.w r3, r3, #805306368 @ 0x30000000
- 800d73a: 637b str r3, [r7, #52] @ 0x34
- if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
- 800d73c: 4b1a ldr r3, [pc, #104] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d73e: 681b ldr r3, [r3, #0]
- 800d740: f003 0304 and.w r3, r3, #4
- 800d744: 2b04 cmp r3, #4
- 800d746: d10c bne.n 800d762 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
- 800d748: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d74a: 2b00 cmp r3, #0
- 800d74c: d109 bne.n 800d762 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
- {
- /* In Case the CKPER Source is HSI */
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800d74e: 4b16 ldr r3, [pc, #88] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d750: 681b ldr r3, [r3, #0]
- 800d752: 08db lsrs r3, r3, #3
- 800d754: f003 0303 and.w r3, r3, #3
- 800d758: 4a14 ldr r2, [pc, #80] @ (800d7ac <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
- 800d75a: fa22 f303 lsr.w r3, r2, r3
- 800d75e: 63fb str r3, [r7, #60] @ 0x3c
- 800d760: e01e b.n 800d7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
- 800d762: 4b11 ldr r3, [pc, #68] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d764: 681b ldr r3, [r3, #0]
- 800d766: f403 7380 and.w r3, r3, #256 @ 0x100
- 800d76a: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d76e: d106 bne.n 800d77e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
- 800d770: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d772: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800d776: d102 bne.n 800d77e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
- {
- /* In Case the CKPER Source is CSI */
- frequency = CSI_VALUE;
- 800d778: 4b0d ldr r3, [pc, #52] @ (800d7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
- 800d77a: 63fb str r3, [r7, #60] @ 0x3c
- 800d77c: e010 b.n 800d7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
- 800d77e: 4b0a ldr r3, [pc, #40] @ (800d7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
- 800d780: 681b ldr r3, [r3, #0]
- 800d782: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800d786: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800d78a: d106 bne.n 800d79a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
- 800d78c: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d78e: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d792: d102 bne.n 800d79a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
- {
- /* In Case the CKPER Source is HSE */
- frequency = HSE_VALUE;
- 800d794: 4b07 ldr r3, [pc, #28] @ (800d7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
- 800d796: 63fb str r3, [r7, #60] @ 0x3c
- 800d798: e002 b.n 800d7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
- }
- else
- {
- /* In Case the CKPER is disabled*/
- frequency = 0;
- 800d79a: 2300 movs r3, #0
- 800d79c: 63fb str r3, [r7, #60] @ 0x3c
- }
- break;
- 800d79e: e2e2 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800d7a0: e2e1 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
- {
- frequency = EXTERNAL_CLOCK_VALUE;
- 800d7a2: 4b05 ldr r3, [pc, #20] @ (800d7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
- 800d7a4: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d7a6: e2de b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800d7a8: 58024400 .word 0x58024400
- 800d7ac: 03d09000 .word 0x03d09000
- 800d7b0: 003d0900 .word 0x003d0900
- 800d7b4: 017d7840 .word 0x017d7840
- 800d7b8: 00bb8000 .word 0x00bb8000
- }
- default :
- {
- frequency = 0;
- 800d7bc: 2300 movs r3, #0
- 800d7be: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d7c0: e2d1 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- }
- }
- #endif /*SAI4*/
- else if (PeriphClk == RCC_PERIPHCLK_SPI123)
- 800d7c2: e9d7 2300 ldrd r2, r3, [r7]
- 800d7c6: f5a2 5180 sub.w r1, r2, #4096 @ 0x1000
- 800d7ca: 430b orrs r3, r1
- 800d7cc: f040 809c bne.w 800d908 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
- {
- /* Get SPI1/2/3 clock source */
- srcclk = __HAL_RCC_GET_SPI123_SOURCE();
- 800d7d0: 4b93 ldr r3, [pc, #588] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d7d2: 6d1b ldr r3, [r3, #80] @ 0x50
- 800d7d4: f403 43e0 and.w r3, r3, #28672 @ 0x7000
- 800d7d8: 63bb str r3, [r7, #56] @ 0x38
- switch (srcclk)
- 800d7da: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d7dc: f5b3 4f80 cmp.w r3, #16384 @ 0x4000
- 800d7e0: d054 beq.n 800d88c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
- 800d7e2: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d7e4: f5b3 4f80 cmp.w r3, #16384 @ 0x4000
- 800d7e8: f200 808b bhi.w 800d902 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
- 800d7ec: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d7ee: f5b3 5f40 cmp.w r3, #12288 @ 0x3000
- 800d7f2: f000 8083 beq.w 800d8fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
- 800d7f6: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d7f8: f5b3 5f40 cmp.w r3, #12288 @ 0x3000
- 800d7fc: f200 8081 bhi.w 800d902 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
- 800d800: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d802: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800d806: d02f beq.n 800d868 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
- 800d808: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d80a: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800d80e: d878 bhi.n 800d902 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
- 800d810: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d812: 2b00 cmp r3, #0
- 800d814: d004 beq.n 800d820 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
- 800d816: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d818: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 800d81c: d012 beq.n 800d844 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
- 800d81e: e070 b.n 800d902 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
- {
- case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
- 800d820: 4b7f ldr r3, [pc, #508] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d822: 681b ldr r3, [r3, #0]
- 800d824: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800d828: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800d82c: d107 bne.n 800d83e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
- {
- HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
- 800d82e: f107 0324 add.w r3, r7, #36 @ 0x24
- 800d832: 4618 mov r0, r3
- 800d834: f000 fd5e bl 800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>
- frequency = pll1_clocks.PLL1_Q_Frequency;
- 800d838: 6abb ldr r3, [r7, #40] @ 0x28
- 800d83a: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d83c: e293 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d83e: 2300 movs r3, #0
- 800d840: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d842: e290 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800d844: 4b76 ldr r3, [pc, #472] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d846: 681b ldr r3, [r3, #0]
- 800d848: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800d84c: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800d850: d107 bne.n 800d862 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800d852: f107 0318 add.w r3, r7, #24
- 800d856: 4618 mov r0, r3
- 800d858: f000 faa4 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_P_Frequency;
- 800d85c: 69bb ldr r3, [r7, #24]
- 800d85e: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d860: e281 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d862: 2300 movs r3, #0
- 800d864: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d866: e27e b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800d868: 4b6d ldr r3, [pc, #436] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d86a: 681b ldr r3, [r3, #0]
- 800d86c: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800d870: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d874: d107 bne.n 800d886 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800d876: f107 030c add.w r3, r7, #12
- 800d87a: 4618 mov r0, r3
- 800d87c: f000 fbe6 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_P_Frequency;
- 800d880: 68fb ldr r3, [r7, #12]
- 800d882: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d884: e26f b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d886: 2300 movs r3, #0
- 800d888: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d88a: e26c b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
- {
- ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
- 800d88c: 4b64 ldr r3, [pc, #400] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d88e: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800d890: f003 5340 and.w r3, r3, #805306368 @ 0x30000000
- 800d894: 637b str r3, [r7, #52] @ 0x34
- if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
- 800d896: 4b62 ldr r3, [pc, #392] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d898: 681b ldr r3, [r3, #0]
- 800d89a: f003 0304 and.w r3, r3, #4
- 800d89e: 2b04 cmp r3, #4
- 800d8a0: d10c bne.n 800d8bc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
- 800d8a2: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d8a4: 2b00 cmp r3, #0
- 800d8a6: d109 bne.n 800d8bc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
- {
- /* In Case the CKPER Source is HSI */
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800d8a8: 4b5d ldr r3, [pc, #372] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d8aa: 681b ldr r3, [r3, #0]
- 800d8ac: 08db lsrs r3, r3, #3
- 800d8ae: f003 0303 and.w r3, r3, #3
- 800d8b2: 4a5c ldr r2, [pc, #368] @ (800da24 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
- 800d8b4: fa22 f303 lsr.w r3, r2, r3
- 800d8b8: 63fb str r3, [r7, #60] @ 0x3c
- 800d8ba: e01e b.n 800d8fa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
- 800d8bc: 4b58 ldr r3, [pc, #352] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d8be: 681b ldr r3, [r3, #0]
- 800d8c0: f403 7380 and.w r3, r3, #256 @ 0x100
- 800d8c4: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d8c8: d106 bne.n 800d8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
- 800d8ca: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d8cc: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800d8d0: d102 bne.n 800d8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
- {
- /* In Case the CKPER Source is CSI */
- frequency = CSI_VALUE;
- 800d8d2: 4b55 ldr r3, [pc, #340] @ (800da28 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
- 800d8d4: 63fb str r3, [r7, #60] @ 0x3c
- 800d8d6: e010 b.n 800d8fa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
- 800d8d8: 4b51 ldr r3, [pc, #324] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d8da: 681b ldr r3, [r3, #0]
- 800d8dc: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800d8e0: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800d8e4: d106 bne.n 800d8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
- 800d8e6: 6b7b ldr r3, [r7, #52] @ 0x34
- 800d8e8: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d8ec: d102 bne.n 800d8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
- {
- /* In Case the CKPER Source is HSE */
- frequency = HSE_VALUE;
- 800d8ee: 4b4f ldr r3, [pc, #316] @ (800da2c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
- 800d8f0: 63fb str r3, [r7, #60] @ 0x3c
- 800d8f2: e002 b.n 800d8fa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
- }
- else
- {
- /* In Case the CKPER is disabled*/
- frequency = 0;
- 800d8f4: 2300 movs r3, #0
- 800d8f6: 63fb str r3, [r7, #60] @ 0x3c
- }
- break;
- 800d8f8: e235 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800d8fa: e234 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
- {
- frequency = EXTERNAL_CLOCK_VALUE;
- 800d8fc: 4b4c ldr r3, [pc, #304] @ (800da30 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
- 800d8fe: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d900: e231 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800d902: 2300 movs r3, #0
- 800d904: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d906: e22e b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- }
- }
- else if (PeriphClk == RCC_PERIPHCLK_SPI45)
- 800d908: e9d7 2300 ldrd r2, r3, [r7]
- 800d90c: f5a2 5100 sub.w r1, r2, #8192 @ 0x2000
- 800d910: 430b orrs r3, r1
- 800d912: f040 808f bne.w 800da34 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
- {
- /* Get SPI45 clock source */
- srcclk = __HAL_RCC_GET_SPI45_SOURCE();
- 800d916: 4b42 ldr r3, [pc, #264] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d918: 6d1b ldr r3, [r3, #80] @ 0x50
- 800d91a: f403 23e0 and.w r3, r3, #458752 @ 0x70000
- 800d91e: 63bb str r3, [r7, #56] @ 0x38
- switch (srcclk)
- 800d920: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d922: f5b3 2fa0 cmp.w r3, #327680 @ 0x50000
- 800d926: d06b beq.n 800da00 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
- 800d928: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d92a: f5b3 2fa0 cmp.w r3, #327680 @ 0x50000
- 800d92e: d874 bhi.n 800da1a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
- 800d930: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d932: f5b3 2f80 cmp.w r3, #262144 @ 0x40000
- 800d936: d056 beq.n 800d9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
- 800d938: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d93a: f5b3 2f80 cmp.w r3, #262144 @ 0x40000
- 800d93e: d86c bhi.n 800da1a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
- 800d940: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d942: f5b3 3f40 cmp.w r3, #196608 @ 0x30000
- 800d946: d03b beq.n 800d9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
- 800d948: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d94a: f5b3 3f40 cmp.w r3, #196608 @ 0x30000
- 800d94e: d864 bhi.n 800da1a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
- 800d950: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d952: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800d956: d021 beq.n 800d99c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
- 800d958: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d95a: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800d95e: d85c bhi.n 800da1a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
- 800d960: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d962: 2b00 cmp r3, #0
- 800d964: d004 beq.n 800d970 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
- 800d966: 6bbb ldr r3, [r7, #56] @ 0x38
- 800d968: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800d96c: d004 beq.n 800d978 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
- 800d96e: e054 b.n 800da1a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
- {
- case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
- {
- frequency = HAL_RCC_GetPCLK1Freq();
- 800d970: f7fe fa26 bl 800bdc0 <HAL_RCC_GetPCLK1Freq>
- 800d974: 63f8 str r0, [r7, #60] @ 0x3c
- break;
- 800d976: e1f6 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800d978: 4b29 ldr r3, [pc, #164] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d97a: 681b ldr r3, [r3, #0]
- 800d97c: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800d980: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800d984: d107 bne.n 800d996 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800d986: f107 0318 add.w r3, r7, #24
- 800d98a: 4618 mov r0, r3
- 800d98c: f000 fa0a bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_Q_Frequency;
- 800d990: 69fb ldr r3, [r7, #28]
- 800d992: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d994: e1e7 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d996: 2300 movs r3, #0
- 800d998: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d99a: e1e4 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800d99c: 4b20 ldr r3, [pc, #128] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d99e: 681b ldr r3, [r3, #0]
- 800d9a0: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800d9a4: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800d9a8: d107 bne.n 800d9ba <HAL_RCCEx_GetPeriphCLKFreq+0x742>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800d9aa: f107 030c add.w r3, r7, #12
- 800d9ae: 4618 mov r0, r3
- 800d9b0: f000 fb4c bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_Q_Frequency;
- 800d9b4: 693b ldr r3, [r7, #16]
- 800d9b6: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d9b8: e1d5 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d9ba: 2300 movs r3, #0
- 800d9bc: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d9be: e1d2 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
- 800d9c0: 4b17 ldr r3, [pc, #92] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d9c2: 681b ldr r3, [r3, #0]
- 800d9c4: f003 0304 and.w r3, r3, #4
- 800d9c8: 2b04 cmp r3, #4
- 800d9ca: d109 bne.n 800d9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
- {
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800d9cc: 4b14 ldr r3, [pc, #80] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d9ce: 681b ldr r3, [r3, #0]
- 800d9d0: 08db lsrs r3, r3, #3
- 800d9d2: f003 0303 and.w r3, r3, #3
- 800d9d6: 4a13 ldr r2, [pc, #76] @ (800da24 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
- 800d9d8: fa22 f303 lsr.w r3, r2, r3
- 800d9dc: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d9de: e1c2 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d9e0: 2300 movs r3, #0
- 800d9e2: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d9e4: e1bf b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
- 800d9e6: 4b0e ldr r3, [pc, #56] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800d9e8: 681b ldr r3, [r3, #0]
- 800d9ea: f403 7380 and.w r3, r3, #256 @ 0x100
- 800d9ee: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800d9f2: d102 bne.n 800d9fa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
- {
- frequency = CSI_VALUE;
- 800d9f4: 4b0c ldr r3, [pc, #48] @ (800da28 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
- 800d9f6: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800d9f8: e1b5 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800d9fa: 2300 movs r3, #0
- 800d9fc: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800d9fe: e1b2 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
- 800da00: 4b07 ldr r3, [pc, #28] @ (800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
- 800da02: 681b ldr r3, [r3, #0]
- 800da04: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800da08: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800da0c: d102 bne.n 800da14 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
- {
- frequency = HSE_VALUE;
- 800da0e: 4b07 ldr r3, [pc, #28] @ (800da2c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
- 800da10: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800da12: e1a8 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800da14: 2300 movs r3, #0
- 800da16: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800da18: e1a5 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800da1a: 2300 movs r3, #0
- 800da1c: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800da1e: e1a2 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800da20: 58024400 .word 0x58024400
- 800da24: 03d09000 .word 0x03d09000
- 800da28: 003d0900 .word 0x003d0900
- 800da2c: 017d7840 .word 0x017d7840
- 800da30: 00bb8000 .word 0x00bb8000
- }
- }
- }
- else if (PeriphClk == RCC_PERIPHCLK_ADC)
- 800da34: e9d7 2300 ldrd r2, r3, [r7]
- 800da38: f5a2 2100 sub.w r1, r2, #524288 @ 0x80000
- 800da3c: 430b orrs r3, r1
- 800da3e: d173 bne.n 800db28 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
- {
- /* Get ADC clock source */
- srcclk = __HAL_RCC_GET_ADC_SOURCE();
- 800da40: 4b9c ldr r3, [pc, #624] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800da42: 6d9b ldr r3, [r3, #88] @ 0x58
- 800da44: f403 3340 and.w r3, r3, #196608 @ 0x30000
- 800da48: 63bb str r3, [r7, #56] @ 0x38
- switch (srcclk)
- 800da4a: 6bbb ldr r3, [r7, #56] @ 0x38
- 800da4c: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800da50: d02f beq.n 800dab2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
- 800da52: 6bbb ldr r3, [r7, #56] @ 0x38
- 800da54: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800da58: d863 bhi.n 800db22 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
- 800da5a: 6bbb ldr r3, [r7, #56] @ 0x38
- 800da5c: 2b00 cmp r3, #0
- 800da5e: d004 beq.n 800da6a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
- 800da60: 6bbb ldr r3, [r7, #56] @ 0x38
- 800da62: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800da66: d012 beq.n 800da8e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
- 800da68: e05b b.n 800db22 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
- {
- case RCC_ADCCLKSOURCE_PLL2:
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800da6a: 4b92 ldr r3, [pc, #584] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800da6c: 681b ldr r3, [r3, #0]
- 800da6e: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800da72: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800da76: d107 bne.n 800da88 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800da78: f107 0318 add.w r3, r7, #24
- 800da7c: 4618 mov r0, r3
- 800da7e: f000 f991 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_P_Frequency;
- 800da82: 69bb ldr r3, [r7, #24]
- 800da84: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800da86: e16e b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800da88: 2300 movs r3, #0
- 800da8a: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800da8c: e16b b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_ADCCLKSOURCE_PLL3:
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800da8e: 4b89 ldr r3, [pc, #548] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800da90: 681b ldr r3, [r3, #0]
- 800da92: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800da96: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800da9a: d107 bne.n 800daac <HAL_RCCEx_GetPeriphCLKFreq+0x834>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800da9c: f107 030c add.w r3, r7, #12
- 800daa0: 4618 mov r0, r3
- 800daa2: f000 fad3 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_R_Frequency;
- 800daa6: 697b ldr r3, [r7, #20]
- 800daa8: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800daaa: e15c b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800daac: 2300 movs r3, #0
- 800daae: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dab0: e159 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_ADCCLKSOURCE_CLKP:
- {
- ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
- 800dab2: 4b80 ldr r3, [pc, #512] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dab4: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800dab6: f003 5340 and.w r3, r3, #805306368 @ 0x30000000
- 800daba: 637b str r3, [r7, #52] @ 0x34
- if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
- 800dabc: 4b7d ldr r3, [pc, #500] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dabe: 681b ldr r3, [r3, #0]
- 800dac0: f003 0304 and.w r3, r3, #4
- 800dac4: 2b04 cmp r3, #4
- 800dac6: d10c bne.n 800dae2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
- 800dac8: 6b7b ldr r3, [r7, #52] @ 0x34
- 800daca: 2b00 cmp r3, #0
- 800dacc: d109 bne.n 800dae2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
- {
- /* In Case the CKPER Source is HSI */
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800dace: 4b79 ldr r3, [pc, #484] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dad0: 681b ldr r3, [r3, #0]
- 800dad2: 08db lsrs r3, r3, #3
- 800dad4: f003 0303 and.w r3, r3, #3
- 800dad8: 4a77 ldr r2, [pc, #476] @ (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
- 800dada: fa22 f303 lsr.w r3, r2, r3
- 800dade: 63fb str r3, [r7, #60] @ 0x3c
- 800dae0: e01e b.n 800db20 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
- 800dae2: 4b74 ldr r3, [pc, #464] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dae4: 681b ldr r3, [r3, #0]
- 800dae6: f403 7380 and.w r3, r3, #256 @ 0x100
- 800daea: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800daee: d106 bne.n 800dafe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
- 800daf0: 6b7b ldr r3, [r7, #52] @ 0x34
- 800daf2: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800daf6: d102 bne.n 800dafe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
- {
- /* In Case the CKPER Source is CSI */
- frequency = CSI_VALUE;
- 800daf8: 4b70 ldr r3, [pc, #448] @ (800dcbc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
- 800dafa: 63fb str r3, [r7, #60] @ 0x3c
- 800dafc: e010 b.n 800db20 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
- }
- else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
- 800dafe: 4b6d ldr r3, [pc, #436] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800db00: 681b ldr r3, [r3, #0]
- 800db02: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800db06: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800db0a: d106 bne.n 800db1a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
- 800db0c: 6b7b ldr r3, [r7, #52] @ 0x34
- 800db0e: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800db12: d102 bne.n 800db1a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
- {
- /* In Case the CKPER Source is HSE */
- frequency = HSE_VALUE;
- 800db14: 4b6a ldr r3, [pc, #424] @ (800dcc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
- 800db16: 63fb str r3, [r7, #60] @ 0x3c
- 800db18: e002 b.n 800db20 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
- }
- else
- {
- /* In Case the CKPER is disabled*/
- frequency = 0;
- 800db1a: 2300 movs r3, #0
- 800db1c: 63fb str r3, [r7, #60] @ 0x3c
- }
- break;
- 800db1e: e122 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800db20: e121 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800db22: 2300 movs r3, #0
- 800db24: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800db26: e11e b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- }
- }
- else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
- 800db28: e9d7 2300 ldrd r2, r3, [r7]
- 800db2c: f5a2 3180 sub.w r1, r2, #65536 @ 0x10000
- 800db30: 430b orrs r3, r1
- 800db32: d133 bne.n 800db9c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
- {
- /* Get SDMMC clock source */
- srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
- 800db34: 4b5f ldr r3, [pc, #380] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800db36: 6cdb ldr r3, [r3, #76] @ 0x4c
- 800db38: f403 3380 and.w r3, r3, #65536 @ 0x10000
- 800db3c: 63bb str r3, [r7, #56] @ 0x38
- switch (srcclk)
- 800db3e: 6bbb ldr r3, [r7, #56] @ 0x38
- 800db40: 2b00 cmp r3, #0
- 800db42: d004 beq.n 800db4e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
- 800db44: 6bbb ldr r3, [r7, #56] @ 0x38
- 800db46: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800db4a: d012 beq.n 800db72 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
- 800db4c: e023 b.n 800db96 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
- {
- case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
- 800db4e: 4b59 ldr r3, [pc, #356] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800db50: 681b ldr r3, [r3, #0]
- 800db52: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800db56: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800db5a: d107 bne.n 800db6c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
- {
- HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
- 800db5c: f107 0324 add.w r3, r7, #36 @ 0x24
- 800db60: 4618 mov r0, r3
- 800db62: f000 fbc7 bl 800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>
- frequency = pll1_clocks.PLL1_Q_Frequency;
- 800db66: 6abb ldr r3, [r7, #40] @ 0x28
- 800db68: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800db6a: e0fc b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800db6c: 2300 movs r3, #0
- 800db6e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800db70: e0f9 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800db72: 4b50 ldr r3, [pc, #320] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800db74: 681b ldr r3, [r3, #0]
- 800db76: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800db7a: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800db7e: d107 bne.n 800db90 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800db80: f107 0318 add.w r3, r7, #24
- 800db84: 4618 mov r0, r3
- 800db86: f000 f90d bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_R_Frequency;
- 800db8a: 6a3b ldr r3, [r7, #32]
- 800db8c: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800db8e: e0ea b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800db90: 2300 movs r3, #0
- 800db92: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800db94: e0e7 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800db96: 2300 movs r3, #0
- 800db98: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800db9a: e0e4 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- }
- }
- else if (PeriphClk == RCC_PERIPHCLK_SPI6)
- 800db9c: e9d7 2300 ldrd r2, r3, [r7]
- 800dba0: f5a2 4180 sub.w r1, r2, #16384 @ 0x4000
- 800dba4: 430b orrs r3, r1
- 800dba6: f040 808d bne.w 800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
- {
- /* Get SPI6 clock source */
- srcclk = __HAL_RCC_GET_SPI6_SOURCE();
- 800dbaa: 4b42 ldr r3, [pc, #264] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dbac: 6d9b ldr r3, [r3, #88] @ 0x58
- 800dbae: f003 43e0 and.w r3, r3, #1879048192 @ 0x70000000
- 800dbb2: 63bb str r3, [r7, #56] @ 0x38
- switch (srcclk)
- 800dbb4: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbb6: f1b3 4fa0 cmp.w r3, #1342177280 @ 0x50000000
- 800dbba: d06b beq.n 800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
- 800dbbc: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbbe: f1b3 4fa0 cmp.w r3, #1342177280 @ 0x50000000
- 800dbc2: d874 bhi.n 800dcae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
- 800dbc4: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbc6: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800dbca: d056 beq.n 800dc7a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
- 800dbcc: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbce: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800dbd2: d86c bhi.n 800dcae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
- 800dbd4: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbd6: f1b3 5f40 cmp.w r3, #805306368 @ 0x30000000
- 800dbda: d03b beq.n 800dc54 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
- 800dbdc: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbde: f1b3 5f40 cmp.w r3, #805306368 @ 0x30000000
- 800dbe2: d864 bhi.n 800dcae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
- 800dbe4: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbe6: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800dbea: d021 beq.n 800dc30 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
- 800dbec: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbee: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800dbf2: d85c bhi.n 800dcae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
- 800dbf4: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbf6: 2b00 cmp r3, #0
- 800dbf8: d004 beq.n 800dc04 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
- 800dbfa: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dbfc: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800dc00: d004 beq.n 800dc0c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
- 800dc02: e054 b.n 800dcae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
- {
- case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
- {
- frequency = HAL_RCCEx_GetD3PCLK1Freq();
- 800dc04: f000 f8b8 bl 800dd78 <HAL_RCCEx_GetD3PCLK1Freq>
- 800dc08: 63f8 str r0, [r7, #60] @ 0x3c
- break;
- 800dc0a: e0ac b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800dc0c: 4b29 ldr r3, [pc, #164] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dc0e: 681b ldr r3, [r3, #0]
- 800dc10: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800dc14: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800dc18: d107 bne.n 800dc2a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800dc1a: f107 0318 add.w r3, r7, #24
- 800dc1e: 4618 mov r0, r3
- 800dc20: f000 f8c0 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_Q_Frequency;
- 800dc24: 69fb ldr r3, [r7, #28]
- 800dc26: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dc28: e09d b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dc2a: 2300 movs r3, #0
- 800dc2c: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dc2e: e09a b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
- 800dc30: 4b20 ldr r3, [pc, #128] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dc32: 681b ldr r3, [r3, #0]
- 800dc34: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800dc38: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800dc3c: d107 bne.n 800dc4e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
- {
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 800dc3e: f107 030c add.w r3, r7, #12
- 800dc42: 4618 mov r0, r3
- 800dc44: f000 fa02 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- frequency = pll3_clocks.PLL3_Q_Frequency;
- 800dc48: 693b ldr r3, [r7, #16]
- 800dc4a: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dc4c: e08b b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dc4e: 2300 movs r3, #0
- 800dc50: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dc52: e088 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
- 800dc54: 4b17 ldr r3, [pc, #92] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dc56: 681b ldr r3, [r3, #0]
- 800dc58: f003 0304 and.w r3, r3, #4
- 800dc5c: 2b04 cmp r3, #4
- 800dc5e: d109 bne.n 800dc74 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
- {
- frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800dc60: 4b14 ldr r3, [pc, #80] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dc62: 681b ldr r3, [r3, #0]
- 800dc64: 08db lsrs r3, r3, #3
- 800dc66: f003 0303 and.w r3, r3, #3
- 800dc6a: 4a13 ldr r2, [pc, #76] @ (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
- 800dc6c: fa22 f303 lsr.w r3, r2, r3
- 800dc70: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dc72: e078 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dc74: 2300 movs r3, #0
- 800dc76: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dc78: e075 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
- 800dc7a: 4b0e ldr r3, [pc, #56] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dc7c: 681b ldr r3, [r3, #0]
- 800dc7e: f403 7380 and.w r3, r3, #256 @ 0x100
- 800dc82: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 800dc86: d102 bne.n 800dc8e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
- {
- frequency = CSI_VALUE;
- 800dc88: 4b0c ldr r3, [pc, #48] @ (800dcbc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
- 800dc8a: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dc8c: e06b b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dc8e: 2300 movs r3, #0
- 800dc90: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dc92: e068 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
- 800dc94: 4b07 ldr r3, [pc, #28] @ (800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
- 800dc96: 681b ldr r3, [r3, #0]
- 800dc98: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800dc9c: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800dca0: d102 bne.n 800dca8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
- {
- frequency = HSE_VALUE;
- 800dca2: 4b07 ldr r3, [pc, #28] @ (800dcc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
- 800dca4: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dca6: e05e b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dca8: 2300 movs r3, #0
- 800dcaa: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dcac: e05b b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- break;
- }
- #endif /* RCC_SPI6CLKSOURCE_PIN */
- default :
- {
- frequency = 0;
- 800dcae: 2300 movs r3, #0
- 800dcb0: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dcb2: e058 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- 800dcb4: 58024400 .word 0x58024400
- 800dcb8: 03d09000 .word 0x03d09000
- 800dcbc: 003d0900 .word 0x003d0900
- 800dcc0: 017d7840 .word 0x017d7840
- }
- }
- }
- else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
- 800dcc4: e9d7 2300 ldrd r2, r3, [r7]
- 800dcc8: f5a2 4100 sub.w r1, r2, #32768 @ 0x8000
- 800dccc: 430b orrs r3, r1
- 800dcce: d148 bne.n 800dd62 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
- {
- /* Get FDCAN clock source */
- srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
- 800dcd0: 4b27 ldr r3, [pc, #156] @ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
- 800dcd2: 6d1b ldr r3, [r3, #80] @ 0x50
- 800dcd4: f003 5340 and.w r3, r3, #805306368 @ 0x30000000
- 800dcd8: 63bb str r3, [r7, #56] @ 0x38
- switch (srcclk)
- 800dcda: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dcdc: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800dce0: d02a beq.n 800dd38 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
- 800dce2: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dce4: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 800dce8: d838 bhi.n 800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
- 800dcea: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dcec: 2b00 cmp r3, #0
- 800dcee: d004 beq.n 800dcfa <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
- 800dcf0: 6bbb ldr r3, [r7, #56] @ 0x38
- 800dcf2: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 800dcf6: d00d beq.n 800dd14 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
- 800dcf8: e030 b.n 800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
- {
- case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
- 800dcfa: 4b1d ldr r3, [pc, #116] @ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
- 800dcfc: 681b ldr r3, [r3, #0]
- 800dcfe: f403 3300 and.w r3, r3, #131072 @ 0x20000
- 800dd02: f5b3 3f00 cmp.w r3, #131072 @ 0x20000
- 800dd06: d102 bne.n 800dd0e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
- {
- frequency = HSE_VALUE;
- 800dd08: 4b1a ldr r3, [pc, #104] @ (800dd74 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
- 800dd0a: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dd0c: e02b b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dd0e: 2300 movs r3, #0
- 800dd10: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dd12: e028 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
- 800dd14: 4b16 ldr r3, [pc, #88] @ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
- 800dd16: 681b ldr r3, [r3, #0]
- 800dd18: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
- 800dd1c: f1b3 7f00 cmp.w r3, #33554432 @ 0x2000000
- 800dd20: d107 bne.n 800dd32 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
- {
- HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
- 800dd22: f107 0324 add.w r3, r7, #36 @ 0x24
- 800dd26: 4618 mov r0, r3
- 800dd28: f000 fae4 bl 800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>
- frequency = pll1_clocks.PLL1_Q_Frequency;
- 800dd2c: 6abb ldr r3, [r7, #40] @ 0x28
- 800dd2e: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dd30: e019 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dd32: 2300 movs r3, #0
- 800dd34: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dd36: e016 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
- {
- if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
- 800dd38: 4b0d ldr r3, [pc, #52] @ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
- 800dd3a: 681b ldr r3, [r3, #0]
- 800dd3c: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800dd40: f1b3 6f00 cmp.w r3, #134217728 @ 0x8000000
- 800dd44: d107 bne.n 800dd56 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
- {
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 800dd46: f107 0318 add.w r3, r7, #24
- 800dd4a: 4618 mov r0, r3
- 800dd4c: f000 f82a bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- frequency = pll2_clocks.PLL2_Q_Frequency;
- 800dd50: 69fb ldr r3, [r7, #28]
- 800dd52: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- frequency = 0;
- }
- break;
- 800dd54: e007 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- frequency = 0;
- 800dd56: 2300 movs r3, #0
- 800dd58: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dd5a: e004 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- default :
- {
- frequency = 0;
- 800dd5c: 2300 movs r3, #0
- 800dd5e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 800dd60: e001 b.n 800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
- }
- }
- }
- else
- {
- frequency = 0;
- 800dd62: 2300 movs r3, #0
- 800dd64: 63fb str r3, [r7, #60] @ 0x3c
- }
- return frequency;
- 800dd66: 6bfb ldr r3, [r7, #60] @ 0x3c
- }
- 800dd68: 4618 mov r0, r3
- 800dd6a: 3740 adds r7, #64 @ 0x40
- 800dd6c: 46bd mov sp, r7
- 800dd6e: bd80 pop {r7, pc}
- 800dd70: 58024400 .word 0x58024400
- 800dd74: 017d7840 .word 0x017d7840
- 0800dd78 <HAL_RCCEx_GetD3PCLK1Freq>:
- * @note Each time D3PCLK1 changes, this function must be called to update the
- * right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
- * @retval D3PCLK1 frequency
- */
- uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
- {
- 800dd78: b580 push {r7, lr}
- 800dd7a: af00 add r7, sp, #0
- #if defined(RCC_D3CFGR_D3PPRE)
- /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
- return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
- 800dd7c: f7fd fff0 bl 800bd60 <HAL_RCC_GetHCLKFreq>
- 800dd80: 4602 mov r2, r0
- 800dd82: 4b06 ldr r3, [pc, #24] @ (800dd9c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
- 800dd84: 6a1b ldr r3, [r3, #32]
- 800dd86: 091b lsrs r3, r3, #4
- 800dd88: f003 0307 and.w r3, r3, #7
- 800dd8c: 4904 ldr r1, [pc, #16] @ (800dda0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
- 800dd8e: 5ccb ldrb r3, [r1, r3]
- 800dd90: f003 031f and.w r3, r3, #31
- 800dd94: fa22 f303 lsr.w r3, r2, r3
- #else
- /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
- return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
- #endif
- }
- 800dd98: 4618 mov r0, r3
- 800dd9a: bd80 pop {r7, pc}
- 800dd9c: 58024400 .word 0x58024400
- 800dda0: 080189c8 .word 0x080189c8
- 0800dda4 <HAL_RCCEx_GetPLL2ClockFreq>:
- * right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
- * @param PLL2_Clocks structure.
- * @retval None
- */
- void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
- {
- 800dda4: b480 push {r7}
- 800dda6: b089 sub sp, #36 @ 0x24
- 800dda8: af00 add r7, sp, #0
- 800ddaa: 6078 str r0, [r7, #4]
- float_t fracn2, pll2vco;
- /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
- PLL2xCLK = PLL2_VCO / PLL2x
- */
- pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
- 800ddac: 4ba1 ldr r3, [pc, #644] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800ddae: 6a9b ldr r3, [r3, #40] @ 0x28
- 800ddb0: f003 0303 and.w r3, r3, #3
- 800ddb4: 61bb str r3, [r7, #24]
- pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
- 800ddb6: 4b9f ldr r3, [pc, #636] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800ddb8: 6a9b ldr r3, [r3, #40] @ 0x28
- 800ddba: 0b1b lsrs r3, r3, #12
- 800ddbc: f003 033f and.w r3, r3, #63 @ 0x3f
- 800ddc0: 617b str r3, [r7, #20]
- pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
- 800ddc2: 4b9c ldr r3, [pc, #624] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800ddc4: 6adb ldr r3, [r3, #44] @ 0x2c
- 800ddc6: 091b lsrs r3, r3, #4
- 800ddc8: f003 0301 and.w r3, r3, #1
- 800ddcc: 613b str r3, [r7, #16]
- fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
- 800ddce: 4b99 ldr r3, [pc, #612] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800ddd0: 6bdb ldr r3, [r3, #60] @ 0x3c
- 800ddd2: 08db lsrs r3, r3, #3
- 800ddd4: f3c3 030c ubfx r3, r3, #0, #13
- 800ddd8: 693a ldr r2, [r7, #16]
- 800ddda: fb02 f303 mul.w r3, r2, r3
- 800ddde: ee07 3a90 vmov s15, r3
- 800dde2: eef8 7a67 vcvt.f32.u32 s15, s15
- 800dde6: edc7 7a03 vstr s15, [r7, #12]
- if (pll2m != 0U)
- 800ddea: 697b ldr r3, [r7, #20]
- 800ddec: 2b00 cmp r3, #0
- 800ddee: f000 8111 beq.w 800e014 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
- {
- switch (pllsource)
- 800ddf2: 69bb ldr r3, [r7, #24]
- 800ddf4: 2b02 cmp r3, #2
- 800ddf6: f000 8083 beq.w 800df00 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
- 800ddfa: 69bb ldr r3, [r7, #24]
- 800ddfc: 2b02 cmp r3, #2
- 800ddfe: f200 80a1 bhi.w 800df44 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
- 800de02: 69bb ldr r3, [r7, #24]
- 800de04: 2b00 cmp r3, #0
- 800de06: d003 beq.n 800de10 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
- 800de08: 69bb ldr r3, [r7, #24]
- 800de0a: 2b01 cmp r3, #1
- 800de0c: d056 beq.n 800debc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
- 800de0e: e099 b.n 800df44 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
- {
- case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 800de10: 4b88 ldr r3, [pc, #544] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800de12: 681b ldr r3, [r3, #0]
- 800de14: f003 0320 and.w r3, r3, #32
- 800de18: 2b00 cmp r3, #0
- 800de1a: d02d beq.n 800de78 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
- {
- hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800de1c: 4b85 ldr r3, [pc, #532] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800de1e: 681b ldr r3, [r3, #0]
- 800de20: 08db lsrs r3, r3, #3
- 800de22: f003 0303 and.w r3, r3, #3
- 800de26: 4a84 ldr r2, [pc, #528] @ (800e038 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
- 800de28: fa22 f303 lsr.w r3, r2, r3
- 800de2c: 60bb str r3, [r7, #8]
- pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
- 800de2e: 68bb ldr r3, [r7, #8]
- 800de30: ee07 3a90 vmov s15, r3
- 800de34: eef8 6a67 vcvt.f32.u32 s13, s15
- 800de38: 697b ldr r3, [r7, #20]
- 800de3a: ee07 3a90 vmov s15, r3
- 800de3e: eef8 7a67 vcvt.f32.u32 s15, s15
- 800de42: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800de46: 4b7b ldr r3, [pc, #492] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800de48: 6b9b ldr r3, [r3, #56] @ 0x38
- 800de4a: f3c3 0308 ubfx r3, r3, #0, #9
- 800de4e: ee07 3a90 vmov s15, r3
- 800de52: eef8 6a67 vcvt.f32.u32 s13, s15
- 800de56: ed97 6a03 vldr s12, [r7, #12]
- 800de5a: eddf 5a78 vldr s11, [pc, #480] @ 800e03c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
- 800de5e: eec6 7a25 vdiv.f32 s15, s12, s11
- 800de62: ee76 7aa7 vadd.f32 s15, s13, s15
- 800de66: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800de6a: ee77 7aa6 vadd.f32 s15, s15, s13
- 800de6e: ee67 7a27 vmul.f32 s15, s14, s15
- 800de72: edc7 7a07 vstr s15, [r7, #28]
- }
- else
- {
- pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
- }
- break;
- 800de76: e087 b.n 800df88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
- pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
- 800de78: 697b ldr r3, [r7, #20]
- 800de7a: ee07 3a90 vmov s15, r3
- 800de7e: eef8 7a67 vcvt.f32.u32 s15, s15
- 800de82: eddf 6a6f vldr s13, [pc, #444] @ 800e040 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
- 800de86: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800de8a: 4b6a ldr r3, [pc, #424] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800de8c: 6b9b ldr r3, [r3, #56] @ 0x38
- 800de8e: f3c3 0308 ubfx r3, r3, #0, #9
- 800de92: ee07 3a90 vmov s15, r3
- 800de96: eef8 6a67 vcvt.f32.u32 s13, s15
- 800de9a: ed97 6a03 vldr s12, [r7, #12]
- 800de9e: eddf 5a67 vldr s11, [pc, #412] @ 800e03c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
- 800dea2: eec6 7a25 vdiv.f32 s15, s12, s11
- 800dea6: ee76 7aa7 vadd.f32 s15, s13, s15
- 800deaa: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800deae: ee77 7aa6 vadd.f32 s15, s15, s13
- 800deb2: ee67 7a27 vmul.f32 s15, s14, s15
- 800deb6: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800deba: e065 b.n 800df88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
- case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */
- pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
- 800debc: 697b ldr r3, [r7, #20]
- 800debe: ee07 3a90 vmov s15, r3
- 800dec2: eef8 7a67 vcvt.f32.u32 s15, s15
- 800dec6: eddf 6a5f vldr s13, [pc, #380] @ 800e044 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
- 800deca: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800dece: 4b59 ldr r3, [pc, #356] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800ded0: 6b9b ldr r3, [r3, #56] @ 0x38
- 800ded2: f3c3 0308 ubfx r3, r3, #0, #9
- 800ded6: ee07 3a90 vmov s15, r3
- 800deda: eef8 6a67 vcvt.f32.u32 s13, s15
- 800dede: ed97 6a03 vldr s12, [r7, #12]
- 800dee2: eddf 5a56 vldr s11, [pc, #344] @ 800e03c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
- 800dee6: eec6 7a25 vdiv.f32 s15, s12, s11
- 800deea: ee76 7aa7 vadd.f32 s15, s13, s15
- 800deee: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800def2: ee77 7aa6 vadd.f32 s15, s15, s13
- 800def6: ee67 7a27 vmul.f32 s15, s14, s15
- 800defa: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800defe: e043 b.n 800df88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
- case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */
- pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
- 800df00: 697b ldr r3, [r7, #20]
- 800df02: ee07 3a90 vmov s15, r3
- 800df06: eef8 7a67 vcvt.f32.u32 s15, s15
- 800df0a: eddf 6a4f vldr s13, [pc, #316] @ 800e048 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
- 800df0e: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800df12: 4b48 ldr r3, [pc, #288] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800df14: 6b9b ldr r3, [r3, #56] @ 0x38
- 800df16: f3c3 0308 ubfx r3, r3, #0, #9
- 800df1a: ee07 3a90 vmov s15, r3
- 800df1e: eef8 6a67 vcvt.f32.u32 s13, s15
- 800df22: ed97 6a03 vldr s12, [r7, #12]
- 800df26: eddf 5a45 vldr s11, [pc, #276] @ 800e03c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
- 800df2a: eec6 7a25 vdiv.f32 s15, s12, s11
- 800df2e: ee76 7aa7 vadd.f32 s15, s13, s15
- 800df32: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800df36: ee77 7aa6 vadd.f32 s15, s15, s13
- 800df3a: ee67 7a27 vmul.f32 s15, s14, s15
- 800df3e: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800df42: e021 b.n 800df88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
- default:
- pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
- 800df44: 697b ldr r3, [r7, #20]
- 800df46: ee07 3a90 vmov s15, r3
- 800df4a: eef8 7a67 vcvt.f32.u32 s15, s15
- 800df4e: eddf 6a3d vldr s13, [pc, #244] @ 800e044 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
- 800df52: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800df56: 4b37 ldr r3, [pc, #220] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800df58: 6b9b ldr r3, [r3, #56] @ 0x38
- 800df5a: f3c3 0308 ubfx r3, r3, #0, #9
- 800df5e: ee07 3a90 vmov s15, r3
- 800df62: eef8 6a67 vcvt.f32.u32 s13, s15
- 800df66: ed97 6a03 vldr s12, [r7, #12]
- 800df6a: eddf 5a34 vldr s11, [pc, #208] @ 800e03c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
- 800df6e: eec6 7a25 vdiv.f32 s15, s12, s11
- 800df72: ee76 7aa7 vadd.f32 s15, s13, s15
- 800df76: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800df7a: ee77 7aa6 vadd.f32 s15, s15, s13
- 800df7e: ee67 7a27 vmul.f32 s15, s14, s15
- 800df82: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800df86: bf00 nop
- }
- PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9) + (float_t)1)) ;
- 800df88: 4b2a ldr r3, [pc, #168] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800df8a: 6b9b ldr r3, [r3, #56] @ 0x38
- 800df8c: 0a5b lsrs r3, r3, #9
- 800df8e: f003 037f and.w r3, r3, #127 @ 0x7f
- 800df92: ee07 3a90 vmov s15, r3
- 800df96: eef8 7a67 vcvt.f32.u32 s15, s15
- 800df9a: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800df9e: ee37 7a87 vadd.f32 s14, s15, s14
- 800dfa2: edd7 6a07 vldr s13, [r7, #28]
- 800dfa6: eec6 7a87 vdiv.f32 s15, s13, s14
- 800dfaa: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800dfae: ee17 2a90 vmov r2, s15
- 800dfb2: 687b ldr r3, [r7, #4]
- 800dfb4: 601a str r2, [r3, #0]
- PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
- 800dfb6: 4b1f ldr r3, [pc, #124] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800dfb8: 6b9b ldr r3, [r3, #56] @ 0x38
- 800dfba: 0c1b lsrs r3, r3, #16
- 800dfbc: f003 037f and.w r3, r3, #127 @ 0x7f
- 800dfc0: ee07 3a90 vmov s15, r3
- 800dfc4: eef8 7a67 vcvt.f32.u32 s15, s15
- 800dfc8: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800dfcc: ee37 7a87 vadd.f32 s14, s15, s14
- 800dfd0: edd7 6a07 vldr s13, [r7, #28]
- 800dfd4: eec6 7a87 vdiv.f32 s15, s13, s14
- 800dfd8: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800dfdc: ee17 2a90 vmov r2, s15
- 800dfe0: 687b ldr r3, [r7, #4]
- 800dfe2: 605a str r2, [r3, #4]
- PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
- 800dfe4: 4b13 ldr r3, [pc, #76] @ (800e034 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
- 800dfe6: 6b9b ldr r3, [r3, #56] @ 0x38
- 800dfe8: 0e1b lsrs r3, r3, #24
- 800dfea: f003 037f and.w r3, r3, #127 @ 0x7f
- 800dfee: ee07 3a90 vmov s15, r3
- 800dff2: eef8 7a67 vcvt.f32.u32 s15, s15
- 800dff6: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800dffa: ee37 7a87 vadd.f32 s14, s15, s14
- 800dffe: edd7 6a07 vldr s13, [r7, #28]
- 800e002: eec6 7a87 vdiv.f32 s15, s13, s14
- 800e006: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800e00a: ee17 2a90 vmov r2, s15
- 800e00e: 687b ldr r3, [r7, #4]
- 800e010: 609a str r2, [r3, #8]
- {
- PLL2_Clocks->PLL2_P_Frequency = 0U;
- PLL2_Clocks->PLL2_Q_Frequency = 0U;
- PLL2_Clocks->PLL2_R_Frequency = 0U;
- }
- }
- 800e012: e008 b.n 800e026 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
- PLL2_Clocks->PLL2_P_Frequency = 0U;
- 800e014: 687b ldr r3, [r7, #4]
- 800e016: 2200 movs r2, #0
- 800e018: 601a str r2, [r3, #0]
- PLL2_Clocks->PLL2_Q_Frequency = 0U;
- 800e01a: 687b ldr r3, [r7, #4]
- 800e01c: 2200 movs r2, #0
- 800e01e: 605a str r2, [r3, #4]
- PLL2_Clocks->PLL2_R_Frequency = 0U;
- 800e020: 687b ldr r3, [r7, #4]
- 800e022: 2200 movs r2, #0
- 800e024: 609a str r2, [r3, #8]
- }
- 800e026: bf00 nop
- 800e028: 3724 adds r7, #36 @ 0x24
- 800e02a: 46bd mov sp, r7
- 800e02c: f85d 7b04 ldr.w r7, [sp], #4
- 800e030: 4770 bx lr
- 800e032: bf00 nop
- 800e034: 58024400 .word 0x58024400
- 800e038: 03d09000 .word 0x03d09000
- 800e03c: 46000000 .word 0x46000000
- 800e040: 4c742400 .word 0x4c742400
- 800e044: 4a742400 .word 0x4a742400
- 800e048: 4bbebc20 .word 0x4bbebc20
- 0800e04c <HAL_RCCEx_GetPLL3ClockFreq>:
- * right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
- * @param PLL3_Clocks structure.
- * @retval None
- */
- void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
- {
- 800e04c: b480 push {r7}
- 800e04e: b089 sub sp, #36 @ 0x24
- 800e050: af00 add r7, sp, #0
- 800e052: 6078 str r0, [r7, #4]
- float_t fracn3, pll3vco;
- /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
- PLL3xCLK = PLL3_VCO / PLLxR
- */
- pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
- 800e054: 4ba1 ldr r3, [pc, #644] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e056: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e058: f003 0303 and.w r3, r3, #3
- 800e05c: 61bb str r3, [r7, #24]
- pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20) ;
- 800e05e: 4b9f ldr r3, [pc, #636] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e060: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e062: 0d1b lsrs r3, r3, #20
- 800e064: f003 033f and.w r3, r3, #63 @ 0x3f
- 800e068: 617b str r3, [r7, #20]
- pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
- 800e06a: 4b9c ldr r3, [pc, #624] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e06c: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e06e: 0a1b lsrs r3, r3, #8
- 800e070: f003 0301 and.w r3, r3, #1
- 800e074: 613b str r3, [r7, #16]
- fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
- 800e076: 4b99 ldr r3, [pc, #612] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e078: 6c5b ldr r3, [r3, #68] @ 0x44
- 800e07a: 08db lsrs r3, r3, #3
- 800e07c: f3c3 030c ubfx r3, r3, #0, #13
- 800e080: 693a ldr r2, [r7, #16]
- 800e082: fb02 f303 mul.w r3, r2, r3
- 800e086: ee07 3a90 vmov s15, r3
- 800e08a: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e08e: edc7 7a03 vstr s15, [r7, #12]
- if (pll3m != 0U)
- 800e092: 697b ldr r3, [r7, #20]
- 800e094: 2b00 cmp r3, #0
- 800e096: f000 8111 beq.w 800e2bc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
- {
- switch (pllsource)
- 800e09a: 69bb ldr r3, [r7, #24]
- 800e09c: 2b02 cmp r3, #2
- 800e09e: f000 8083 beq.w 800e1a8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
- 800e0a2: 69bb ldr r3, [r7, #24]
- 800e0a4: 2b02 cmp r3, #2
- 800e0a6: f200 80a1 bhi.w 800e1ec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
- 800e0aa: 69bb ldr r3, [r7, #24]
- 800e0ac: 2b00 cmp r3, #0
- 800e0ae: d003 beq.n 800e0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
- 800e0b0: 69bb ldr r3, [r7, #24]
- 800e0b2: 2b01 cmp r3, #1
- 800e0b4: d056 beq.n 800e164 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
- 800e0b6: e099 b.n 800e1ec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
- {
- case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 800e0b8: 4b88 ldr r3, [pc, #544] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e0ba: 681b ldr r3, [r3, #0]
- 800e0bc: f003 0320 and.w r3, r3, #32
- 800e0c0: 2b00 cmp r3, #0
- 800e0c2: d02d beq.n 800e120 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
- {
- hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800e0c4: 4b85 ldr r3, [pc, #532] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e0c6: 681b ldr r3, [r3, #0]
- 800e0c8: 08db lsrs r3, r3, #3
- 800e0ca: f003 0303 and.w r3, r3, #3
- 800e0ce: 4a84 ldr r2, [pc, #528] @ (800e2e0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
- 800e0d0: fa22 f303 lsr.w r3, r2, r3
- 800e0d4: 60bb str r3, [r7, #8]
- pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
- 800e0d6: 68bb ldr r3, [r7, #8]
- 800e0d8: ee07 3a90 vmov s15, r3
- 800e0dc: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e0e0: 697b ldr r3, [r7, #20]
- 800e0e2: ee07 3a90 vmov s15, r3
- 800e0e6: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e0ea: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e0ee: 4b7b ldr r3, [pc, #492] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e0f0: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e0f2: f3c3 0308 ubfx r3, r3, #0, #9
- 800e0f6: ee07 3a90 vmov s15, r3
- 800e0fa: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e0fe: ed97 6a03 vldr s12, [r7, #12]
- 800e102: eddf 5a78 vldr s11, [pc, #480] @ 800e2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
- 800e106: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e10a: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e10e: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e112: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e116: ee67 7a27 vmul.f32 s15, s14, s15
- 800e11a: edc7 7a07 vstr s15, [r7, #28]
- }
- else
- {
- pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
- }
- break;
- 800e11e: e087 b.n 800e230 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
- pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
- 800e120: 697b ldr r3, [r7, #20]
- 800e122: ee07 3a90 vmov s15, r3
- 800e126: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e12a: eddf 6a6f vldr s13, [pc, #444] @ 800e2e8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
- 800e12e: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e132: 4b6a ldr r3, [pc, #424] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e134: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e136: f3c3 0308 ubfx r3, r3, #0, #9
- 800e13a: ee07 3a90 vmov s15, r3
- 800e13e: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e142: ed97 6a03 vldr s12, [r7, #12]
- 800e146: eddf 5a67 vldr s11, [pc, #412] @ 800e2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
- 800e14a: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e14e: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e152: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e156: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e15a: ee67 7a27 vmul.f32 s15, s14, s15
- 800e15e: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e162: e065 b.n 800e230 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
- case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */
- pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
- 800e164: 697b ldr r3, [r7, #20]
- 800e166: ee07 3a90 vmov s15, r3
- 800e16a: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e16e: eddf 6a5f vldr s13, [pc, #380] @ 800e2ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
- 800e172: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e176: 4b59 ldr r3, [pc, #356] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e178: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e17a: f3c3 0308 ubfx r3, r3, #0, #9
- 800e17e: ee07 3a90 vmov s15, r3
- 800e182: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e186: ed97 6a03 vldr s12, [r7, #12]
- 800e18a: eddf 5a56 vldr s11, [pc, #344] @ 800e2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
- 800e18e: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e192: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e196: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e19a: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e19e: ee67 7a27 vmul.f32 s15, s14, s15
- 800e1a2: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e1a6: e043 b.n 800e230 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
- case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */
- pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
- 800e1a8: 697b ldr r3, [r7, #20]
- 800e1aa: ee07 3a90 vmov s15, r3
- 800e1ae: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e1b2: eddf 6a4f vldr s13, [pc, #316] @ 800e2f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
- 800e1b6: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e1ba: 4b48 ldr r3, [pc, #288] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e1bc: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e1be: f3c3 0308 ubfx r3, r3, #0, #9
- 800e1c2: ee07 3a90 vmov s15, r3
- 800e1c6: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e1ca: ed97 6a03 vldr s12, [r7, #12]
- 800e1ce: eddf 5a45 vldr s11, [pc, #276] @ 800e2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
- 800e1d2: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e1d6: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e1da: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e1de: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e1e2: ee67 7a27 vmul.f32 s15, s14, s15
- 800e1e6: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e1ea: e021 b.n 800e230 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
- default:
- pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
- 800e1ec: 697b ldr r3, [r7, #20]
- 800e1ee: ee07 3a90 vmov s15, r3
- 800e1f2: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e1f6: eddf 6a3d vldr s13, [pc, #244] @ 800e2ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
- 800e1fa: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e1fe: 4b37 ldr r3, [pc, #220] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e200: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e202: f3c3 0308 ubfx r3, r3, #0, #9
- 800e206: ee07 3a90 vmov s15, r3
- 800e20a: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e20e: ed97 6a03 vldr s12, [r7, #12]
- 800e212: eddf 5a34 vldr s11, [pc, #208] @ 800e2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
- 800e216: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e21a: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e21e: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e222: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e226: ee67 7a27 vmul.f32 s15, s14, s15
- 800e22a: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e22e: bf00 nop
- }
- PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9) + (float_t)1)) ;
- 800e230: 4b2a ldr r3, [pc, #168] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e232: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e234: 0a5b lsrs r3, r3, #9
- 800e236: f003 037f and.w r3, r3, #127 @ 0x7f
- 800e23a: ee07 3a90 vmov s15, r3
- 800e23e: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e242: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800e246: ee37 7a87 vadd.f32 s14, s15, s14
- 800e24a: edd7 6a07 vldr s13, [r7, #28]
- 800e24e: eec6 7a87 vdiv.f32 s15, s13, s14
- 800e252: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800e256: ee17 2a90 vmov r2, s15
- 800e25a: 687b ldr r3, [r7, #4]
- 800e25c: 601a str r2, [r3, #0]
- PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
- 800e25e: 4b1f ldr r3, [pc, #124] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e260: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e262: 0c1b lsrs r3, r3, #16
- 800e264: f003 037f and.w r3, r3, #127 @ 0x7f
- 800e268: ee07 3a90 vmov s15, r3
- 800e26c: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e270: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800e274: ee37 7a87 vadd.f32 s14, s15, s14
- 800e278: edd7 6a07 vldr s13, [r7, #28]
- 800e27c: eec6 7a87 vdiv.f32 s15, s13, s14
- 800e280: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800e284: ee17 2a90 vmov r2, s15
- 800e288: 687b ldr r3, [r7, #4]
- 800e28a: 605a str r2, [r3, #4]
- PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
- 800e28c: 4b13 ldr r3, [pc, #76] @ (800e2dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
- 800e28e: 6c1b ldr r3, [r3, #64] @ 0x40
- 800e290: 0e1b lsrs r3, r3, #24
- 800e292: f003 037f and.w r3, r3, #127 @ 0x7f
- 800e296: ee07 3a90 vmov s15, r3
- 800e29a: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e29e: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800e2a2: ee37 7a87 vadd.f32 s14, s15, s14
- 800e2a6: edd7 6a07 vldr s13, [r7, #28]
- 800e2aa: eec6 7a87 vdiv.f32 s15, s13, s14
- 800e2ae: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800e2b2: ee17 2a90 vmov r2, s15
- 800e2b6: 687b ldr r3, [r7, #4]
- 800e2b8: 609a str r2, [r3, #8]
- PLL3_Clocks->PLL3_P_Frequency = 0U;
- PLL3_Clocks->PLL3_Q_Frequency = 0U;
- PLL3_Clocks->PLL3_R_Frequency = 0U;
- }
- }
- 800e2ba: e008 b.n 800e2ce <HAL_RCCEx_GetPLL3ClockFreq+0x282>
- PLL3_Clocks->PLL3_P_Frequency = 0U;
- 800e2bc: 687b ldr r3, [r7, #4]
- 800e2be: 2200 movs r2, #0
- 800e2c0: 601a str r2, [r3, #0]
- PLL3_Clocks->PLL3_Q_Frequency = 0U;
- 800e2c2: 687b ldr r3, [r7, #4]
- 800e2c4: 2200 movs r2, #0
- 800e2c6: 605a str r2, [r3, #4]
- PLL3_Clocks->PLL3_R_Frequency = 0U;
- 800e2c8: 687b ldr r3, [r7, #4]
- 800e2ca: 2200 movs r2, #0
- 800e2cc: 609a str r2, [r3, #8]
- }
- 800e2ce: bf00 nop
- 800e2d0: 3724 adds r7, #36 @ 0x24
- 800e2d2: 46bd mov sp, r7
- 800e2d4: f85d 7b04 ldr.w r7, [sp], #4
- 800e2d8: 4770 bx lr
- 800e2da: bf00 nop
- 800e2dc: 58024400 .word 0x58024400
- 800e2e0: 03d09000 .word 0x03d09000
- 800e2e4: 46000000 .word 0x46000000
- 800e2e8: 4c742400 .word 0x4c742400
- 800e2ec: 4a742400 .word 0x4a742400
- 800e2f0: 4bbebc20 .word 0x4bbebc20
- 0800e2f4 <HAL_RCCEx_GetPLL1ClockFreq>:
- * right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
- * @param PLL1_Clocks structure.
- * @retval None
- */
- void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
- {
- 800e2f4: b480 push {r7}
- 800e2f6: b089 sub sp, #36 @ 0x24
- 800e2f8: af00 add r7, sp, #0
- 800e2fa: 6078 str r0, [r7, #4]
- uint32_t pllsource, pll1m, pll1fracen, hsivalue;
- float_t fracn1, pll1vco;
- pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
- 800e2fc: 4ba0 ldr r3, [pc, #640] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e2fe: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e300: f003 0303 and.w r3, r3, #3
- 800e304: 61bb str r3, [r7, #24]
- pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
- 800e306: 4b9e ldr r3, [pc, #632] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e308: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e30a: 091b lsrs r3, r3, #4
- 800e30c: f003 033f and.w r3, r3, #63 @ 0x3f
- 800e310: 617b str r3, [r7, #20]
- pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
- 800e312: 4b9b ldr r3, [pc, #620] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e314: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e316: f003 0301 and.w r3, r3, #1
- 800e31a: 613b str r3, [r7, #16]
- fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
- 800e31c: 4b98 ldr r3, [pc, #608] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e31e: 6b5b ldr r3, [r3, #52] @ 0x34
- 800e320: 08db lsrs r3, r3, #3
- 800e322: f3c3 030c ubfx r3, r3, #0, #13
- 800e326: 693a ldr r2, [r7, #16]
- 800e328: fb02 f303 mul.w r3, r2, r3
- 800e32c: ee07 3a90 vmov s15, r3
- 800e330: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e334: edc7 7a03 vstr s15, [r7, #12]
- if (pll1m != 0U)
- 800e338: 697b ldr r3, [r7, #20]
- 800e33a: 2b00 cmp r3, #0
- 800e33c: f000 8111 beq.w 800e562 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
- {
- switch (pllsource)
- 800e340: 69bb ldr r3, [r7, #24]
- 800e342: 2b02 cmp r3, #2
- 800e344: f000 8083 beq.w 800e44e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
- 800e348: 69bb ldr r3, [r7, #24]
- 800e34a: 2b02 cmp r3, #2
- 800e34c: f200 80a1 bhi.w 800e492 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
- 800e350: 69bb ldr r3, [r7, #24]
- 800e352: 2b00 cmp r3, #0
- 800e354: d003 beq.n 800e35e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
- 800e356: 69bb ldr r3, [r7, #24]
- 800e358: 2b01 cmp r3, #1
- 800e35a: d056 beq.n 800e40a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
- 800e35c: e099 b.n 800e492 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
- {
- case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 800e35e: 4b88 ldr r3, [pc, #544] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e360: 681b ldr r3, [r3, #0]
- 800e362: f003 0320 and.w r3, r3, #32
- 800e366: 2b00 cmp r3, #0
- 800e368: d02d beq.n 800e3c6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
- {
- hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
- 800e36a: 4b85 ldr r3, [pc, #532] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e36c: 681b ldr r3, [r3, #0]
- 800e36e: 08db lsrs r3, r3, #3
- 800e370: f003 0303 and.w r3, r3, #3
- 800e374: 4a83 ldr r2, [pc, #524] @ (800e584 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
- 800e376: fa22 f303 lsr.w r3, r2, r3
- 800e37a: 60bb str r3, [r7, #8]
- pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800e37c: 68bb ldr r3, [r7, #8]
- 800e37e: ee07 3a90 vmov s15, r3
- 800e382: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e386: 697b ldr r3, [r7, #20]
- 800e388: ee07 3a90 vmov s15, r3
- 800e38c: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e390: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e394: 4b7a ldr r3, [pc, #488] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e396: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e398: f3c3 0308 ubfx r3, r3, #0, #9
- 800e39c: ee07 3a90 vmov s15, r3
- 800e3a0: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e3a4: ed97 6a03 vldr s12, [r7, #12]
- 800e3a8: eddf 5a77 vldr s11, [pc, #476] @ 800e588 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
- 800e3ac: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e3b0: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e3b4: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e3b8: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e3bc: ee67 7a27 vmul.f32 s15, s14, s15
- 800e3c0: edc7 7a07 vstr s15, [r7, #28]
- }
- else
- {
- pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- }
- break;
- 800e3c4: e087 b.n 800e4d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
- pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800e3c6: 697b ldr r3, [r7, #20]
- 800e3c8: ee07 3a90 vmov s15, r3
- 800e3cc: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e3d0: eddf 6a6e vldr s13, [pc, #440] @ 800e58c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
- 800e3d4: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e3d8: 4b69 ldr r3, [pc, #420] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e3da: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e3dc: f3c3 0308 ubfx r3, r3, #0, #9
- 800e3e0: ee07 3a90 vmov s15, r3
- 800e3e4: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e3e8: ed97 6a03 vldr s12, [r7, #12]
- 800e3ec: eddf 5a66 vldr s11, [pc, #408] @ 800e588 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
- 800e3f0: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e3f4: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e3f8: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e3fc: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e400: ee67 7a27 vmul.f32 s15, s14, s15
- 800e404: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e408: e065 b.n 800e4d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
- case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */
- pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800e40a: 697b ldr r3, [r7, #20]
- 800e40c: ee07 3a90 vmov s15, r3
- 800e410: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e414: eddf 6a5e vldr s13, [pc, #376] @ 800e590 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
- 800e418: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e41c: 4b58 ldr r3, [pc, #352] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e41e: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e420: f3c3 0308 ubfx r3, r3, #0, #9
- 800e424: ee07 3a90 vmov s15, r3
- 800e428: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e42c: ed97 6a03 vldr s12, [r7, #12]
- 800e430: eddf 5a55 vldr s11, [pc, #340] @ 800e588 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
- 800e434: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e438: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e43c: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e440: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e444: ee67 7a27 vmul.f32 s15, s14, s15
- 800e448: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e44c: e043 b.n 800e4d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
- case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */
- pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800e44e: 697b ldr r3, [r7, #20]
- 800e450: ee07 3a90 vmov s15, r3
- 800e454: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e458: eddf 6a4e vldr s13, [pc, #312] @ 800e594 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
- 800e45c: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e460: 4b47 ldr r3, [pc, #284] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e462: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e464: f3c3 0308 ubfx r3, r3, #0, #9
- 800e468: ee07 3a90 vmov s15, r3
- 800e46c: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e470: ed97 6a03 vldr s12, [r7, #12]
- 800e474: eddf 5a44 vldr s11, [pc, #272] @ 800e588 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
- 800e478: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e47c: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e480: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e484: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e488: ee67 7a27 vmul.f32 s15, s14, s15
- 800e48c: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e490: e021 b.n 800e4d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
- default:
- pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
- 800e492: 697b ldr r3, [r7, #20]
- 800e494: ee07 3a90 vmov s15, r3
- 800e498: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e49c: eddf 6a3b vldr s13, [pc, #236] @ 800e58c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
- 800e4a0: ee86 7aa7 vdiv.f32 s14, s13, s15
- 800e4a4: 4b36 ldr r3, [pc, #216] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e4a6: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e4a8: f3c3 0308 ubfx r3, r3, #0, #9
- 800e4ac: ee07 3a90 vmov s15, r3
- 800e4b0: eef8 6a67 vcvt.f32.u32 s13, s15
- 800e4b4: ed97 6a03 vldr s12, [r7, #12]
- 800e4b8: eddf 5a33 vldr s11, [pc, #204] @ 800e588 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
- 800e4bc: eec6 7a25 vdiv.f32 s15, s12, s11
- 800e4c0: ee76 7aa7 vadd.f32 s15, s13, s15
- 800e4c4: eef7 6a00 vmov.f32 s13, #112 @ 0x3f800000 1.0
- 800e4c8: ee77 7aa6 vadd.f32 s15, s15, s13
- 800e4cc: ee67 7a27 vmul.f32 s15, s14, s15
- 800e4d0: edc7 7a07 vstr s15, [r7, #28]
- break;
- 800e4d4: bf00 nop
- }
- PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + (float_t)1)) ;
- 800e4d6: 4b2a ldr r3, [pc, #168] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e4d8: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e4da: 0a5b lsrs r3, r3, #9
- 800e4dc: f003 037f and.w r3, r3, #127 @ 0x7f
- 800e4e0: ee07 3a90 vmov s15, r3
- 800e4e4: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e4e8: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800e4ec: ee37 7a87 vadd.f32 s14, s15, s14
- 800e4f0: edd7 6a07 vldr s13, [r7, #28]
- 800e4f4: eec6 7a87 vdiv.f32 s15, s13, s14
- 800e4f8: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800e4fc: ee17 2a90 vmov r2, s15
- 800e500: 687b ldr r3, [r7, #4]
- 800e502: 601a str r2, [r3, #0]
- PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
- 800e504: 4b1e ldr r3, [pc, #120] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e506: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e508: 0c1b lsrs r3, r3, #16
- 800e50a: f003 037f and.w r3, r3, #127 @ 0x7f
- 800e50e: ee07 3a90 vmov s15, r3
- 800e512: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e516: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800e51a: ee37 7a87 vadd.f32 s14, s15, s14
- 800e51e: edd7 6a07 vldr s13, [r7, #28]
- 800e522: eec6 7a87 vdiv.f32 s15, s13, s14
- 800e526: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800e52a: ee17 2a90 vmov r2, s15
- 800e52e: 687b ldr r3, [r7, #4]
- 800e530: 605a str r2, [r3, #4]
- PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
- 800e532: 4b13 ldr r3, [pc, #76] @ (800e580 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
- 800e534: 6b1b ldr r3, [r3, #48] @ 0x30
- 800e536: 0e1b lsrs r3, r3, #24
- 800e538: f003 037f and.w r3, r3, #127 @ 0x7f
- 800e53c: ee07 3a90 vmov s15, r3
- 800e540: eef8 7a67 vcvt.f32.u32 s15, s15
- 800e544: eeb7 7a00 vmov.f32 s14, #112 @ 0x3f800000 1.0
- 800e548: ee37 7a87 vadd.f32 s14, s15, s14
- 800e54c: edd7 6a07 vldr s13, [r7, #28]
- 800e550: eec6 7a87 vdiv.f32 s15, s13, s14
- 800e554: eefc 7ae7 vcvt.u32.f32 s15, s15
- 800e558: ee17 2a90 vmov r2, s15
- 800e55c: 687b ldr r3, [r7, #4]
- 800e55e: 609a str r2, [r3, #8]
- PLL1_Clocks->PLL1_P_Frequency = 0U;
- PLL1_Clocks->PLL1_Q_Frequency = 0U;
- PLL1_Clocks->PLL1_R_Frequency = 0U;
- }
- }
- 800e560: e008 b.n 800e574 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
- PLL1_Clocks->PLL1_P_Frequency = 0U;
- 800e562: 687b ldr r3, [r7, #4]
- 800e564: 2200 movs r2, #0
- 800e566: 601a str r2, [r3, #0]
- PLL1_Clocks->PLL1_Q_Frequency = 0U;
- 800e568: 687b ldr r3, [r7, #4]
- 800e56a: 2200 movs r2, #0
- 800e56c: 605a str r2, [r3, #4]
- PLL1_Clocks->PLL1_R_Frequency = 0U;
- 800e56e: 687b ldr r3, [r7, #4]
- 800e570: 2200 movs r2, #0
- 800e572: 609a str r2, [r3, #8]
- }
- 800e574: bf00 nop
- 800e576: 3724 adds r7, #36 @ 0x24
- 800e578: 46bd mov sp, r7
- 800e57a: f85d 7b04 ldr.w r7, [sp], #4
- 800e57e: 4770 bx lr
- 800e580: 58024400 .word 0x58024400
- 800e584: 03d09000 .word 0x03d09000
- 800e588: 46000000 .word 0x46000000
- 800e58c: 4c742400 .word 0x4c742400
- 800e590: 4a742400 .word 0x4a742400
- 800e594: 4bbebc20 .word 0x4bbebc20
- 0800e598 <RCCEx_PLL2_Config>:
- * @note PLL2 is temporary disabled to apply new parameters
- *
- * @retval HAL status
- */
- static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
- {
- 800e598: b580 push {r7, lr}
- 800e59a: b084 sub sp, #16
- 800e59c: af00 add r7, sp, #0
- 800e59e: 6078 str r0, [r7, #4]
- 800e5a0: 6039 str r1, [r7, #0]
- uint32_t tickstart;
- HAL_StatusTypeDef status = HAL_OK;
- 800e5a2: 2300 movs r3, #0
- 800e5a4: 73fb strb r3, [r7, #15]
- assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
- assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
- assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
- /* Check that PLL2 OSC clock source is already set */
- if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
- 800e5a6: 4b53 ldr r3, [pc, #332] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e5a8: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e5aa: f003 0303 and.w r3, r3, #3
- 800e5ae: 2b03 cmp r3, #3
- 800e5b0: d101 bne.n 800e5b6 <RCCEx_PLL2_Config+0x1e>
- {
- return HAL_ERROR;
- 800e5b2: 2301 movs r3, #1
- 800e5b4: e099 b.n 800e6ea <RCCEx_PLL2_Config+0x152>
- else
- {
- /* Disable PLL2. */
- __HAL_RCC_PLL2_DISABLE();
- 800e5b6: 4b4f ldr r3, [pc, #316] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e5b8: 681b ldr r3, [r3, #0]
- 800e5ba: 4a4e ldr r2, [pc, #312] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e5bc: f023 6380 bic.w r3, r3, #67108864 @ 0x4000000
- 800e5c0: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800e5c2: f7f6 ff0b bl 80053dc <HAL_GetTick>
- 800e5c6: 60b8 str r0, [r7, #8]
- /* Wait till PLL is disabled */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
- 800e5c8: e008 b.n 800e5dc <RCCEx_PLL2_Config+0x44>
- {
- if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
- 800e5ca: f7f6 ff07 bl 80053dc <HAL_GetTick>
- 800e5ce: 4602 mov r2, r0
- 800e5d0: 68bb ldr r3, [r7, #8]
- 800e5d2: 1ad3 subs r3, r2, r3
- 800e5d4: 2b02 cmp r3, #2
- 800e5d6: d901 bls.n 800e5dc <RCCEx_PLL2_Config+0x44>
- {
- return HAL_TIMEOUT;
- 800e5d8: 2303 movs r3, #3
- 800e5da: e086 b.n 800e6ea <RCCEx_PLL2_Config+0x152>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
- 800e5dc: 4b45 ldr r3, [pc, #276] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e5de: 681b ldr r3, [r3, #0]
- 800e5e0: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800e5e4: 2b00 cmp r3, #0
- 800e5e6: d1f0 bne.n 800e5ca <RCCEx_PLL2_Config+0x32>
- }
- }
- /* Configure PLL2 multiplication and division factors. */
- __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
- 800e5e8: 4b42 ldr r3, [pc, #264] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e5ea: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e5ec: f423 327c bic.w r2, r3, #258048 @ 0x3f000
- 800e5f0: 687b ldr r3, [r7, #4]
- 800e5f2: 681b ldr r3, [r3, #0]
- 800e5f4: 031b lsls r3, r3, #12
- 800e5f6: 493f ldr r1, [pc, #252] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e5f8: 4313 orrs r3, r2
- 800e5fa: 628b str r3, [r1, #40] @ 0x28
- 800e5fc: 687b ldr r3, [r7, #4]
- 800e5fe: 685b ldr r3, [r3, #4]
- 800e600: 3b01 subs r3, #1
- 800e602: f3c3 0208 ubfx r2, r3, #0, #9
- 800e606: 687b ldr r3, [r7, #4]
- 800e608: 689b ldr r3, [r3, #8]
- 800e60a: 3b01 subs r3, #1
- 800e60c: 025b lsls r3, r3, #9
- 800e60e: b29b uxth r3, r3
- 800e610: 431a orrs r2, r3
- 800e612: 687b ldr r3, [r7, #4]
- 800e614: 68db ldr r3, [r3, #12]
- 800e616: 3b01 subs r3, #1
- 800e618: 041b lsls r3, r3, #16
- 800e61a: f403 03fe and.w r3, r3, #8323072 @ 0x7f0000
- 800e61e: 431a orrs r2, r3
- 800e620: 687b ldr r3, [r7, #4]
- 800e622: 691b ldr r3, [r3, #16]
- 800e624: 3b01 subs r3, #1
- 800e626: 061b lsls r3, r3, #24
- 800e628: f003 43fe and.w r3, r3, #2130706432 @ 0x7f000000
- 800e62c: 4931 ldr r1, [pc, #196] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e62e: 4313 orrs r3, r2
- 800e630: 638b str r3, [r1, #56] @ 0x38
- pll2->PLL2P,
- pll2->PLL2Q,
- pll2->PLL2R);
- /* Select PLL2 input reference frequency range: VCI */
- __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
- 800e632: 4b30 ldr r3, [pc, #192] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e634: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e636: f023 02c0 bic.w r2, r3, #192 @ 0xc0
- 800e63a: 687b ldr r3, [r7, #4]
- 800e63c: 695b ldr r3, [r3, #20]
- 800e63e: 492d ldr r1, [pc, #180] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e640: 4313 orrs r3, r2
- 800e642: 62cb str r3, [r1, #44] @ 0x2c
- /* Select PLL2 output frequency range : VCO */
- __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
- 800e644: 4b2b ldr r3, [pc, #172] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e646: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e648: f023 0220 bic.w r2, r3, #32
- 800e64c: 687b ldr r3, [r7, #4]
- 800e64e: 699b ldr r3, [r3, #24]
- 800e650: 4928 ldr r1, [pc, #160] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e652: 4313 orrs r3, r2
- 800e654: 62cb str r3, [r1, #44] @ 0x2c
- /* Disable PLL2FRACN . */
- __HAL_RCC_PLL2FRACN_DISABLE();
- 800e656: 4b27 ldr r3, [pc, #156] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e658: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e65a: 4a26 ldr r2, [pc, #152] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e65c: f023 0310 bic.w r3, r3, #16
- 800e660: 62d3 str r3, [r2, #44] @ 0x2c
- /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
- __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
- 800e662: 4b24 ldr r3, [pc, #144] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e664: 6bda ldr r2, [r3, #60] @ 0x3c
- 800e666: 4b24 ldr r3, [pc, #144] @ (800e6f8 <RCCEx_PLL2_Config+0x160>)
- 800e668: 4013 ands r3, r2
- 800e66a: 687a ldr r2, [r7, #4]
- 800e66c: 69d2 ldr r2, [r2, #28]
- 800e66e: 00d2 lsls r2, r2, #3
- 800e670: 4920 ldr r1, [pc, #128] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e672: 4313 orrs r3, r2
- 800e674: 63cb str r3, [r1, #60] @ 0x3c
- /* Enable PLL2FRACN . */
- __HAL_RCC_PLL2FRACN_ENABLE();
- 800e676: 4b1f ldr r3, [pc, #124] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e678: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e67a: 4a1e ldr r2, [pc, #120] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e67c: f043 0310 orr.w r3, r3, #16
- 800e680: 62d3 str r3, [r2, #44] @ 0x2c
- /* Enable the PLL2 clock output */
- if (Divider == DIVIDER_P_UPDATE)
- 800e682: 683b ldr r3, [r7, #0]
- 800e684: 2b00 cmp r3, #0
- 800e686: d106 bne.n 800e696 <RCCEx_PLL2_Config+0xfe>
- {
- __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
- 800e688: 4b1a ldr r3, [pc, #104] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e68a: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e68c: 4a19 ldr r2, [pc, #100] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e68e: f443 2300 orr.w r3, r3, #524288 @ 0x80000
- 800e692: 62d3 str r3, [r2, #44] @ 0x2c
- 800e694: e00f b.n 800e6b6 <RCCEx_PLL2_Config+0x11e>
- }
- else if (Divider == DIVIDER_Q_UPDATE)
- 800e696: 683b ldr r3, [r7, #0]
- 800e698: 2b01 cmp r3, #1
- 800e69a: d106 bne.n 800e6aa <RCCEx_PLL2_Config+0x112>
- {
- __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
- 800e69c: 4b15 ldr r3, [pc, #84] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e69e: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e6a0: 4a14 ldr r2, [pc, #80] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e6a2: f443 1380 orr.w r3, r3, #1048576 @ 0x100000
- 800e6a6: 62d3 str r3, [r2, #44] @ 0x2c
- 800e6a8: e005 b.n 800e6b6 <RCCEx_PLL2_Config+0x11e>
- }
- else
- {
- __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
- 800e6aa: 4b12 ldr r3, [pc, #72] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e6ac: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e6ae: 4a11 ldr r2, [pc, #68] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e6b0: f443 1300 orr.w r3, r3, #2097152 @ 0x200000
- 800e6b4: 62d3 str r3, [r2, #44] @ 0x2c
- }
- /* Enable PLL2. */
- __HAL_RCC_PLL2_ENABLE();
- 800e6b6: 4b0f ldr r3, [pc, #60] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e6b8: 681b ldr r3, [r3, #0]
- 800e6ba: 4a0e ldr r2, [pc, #56] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e6bc: f043 6380 orr.w r3, r3, #67108864 @ 0x4000000
- 800e6c0: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800e6c2: f7f6 fe8b bl 80053dc <HAL_GetTick>
- 800e6c6: 60b8 str r0, [r7, #8]
- /* Wait till PLL2 is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
- 800e6c8: e008 b.n 800e6dc <RCCEx_PLL2_Config+0x144>
- {
- if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
- 800e6ca: f7f6 fe87 bl 80053dc <HAL_GetTick>
- 800e6ce: 4602 mov r2, r0
- 800e6d0: 68bb ldr r3, [r7, #8]
- 800e6d2: 1ad3 subs r3, r2, r3
- 800e6d4: 2b02 cmp r3, #2
- 800e6d6: d901 bls.n 800e6dc <RCCEx_PLL2_Config+0x144>
- {
- return HAL_TIMEOUT;
- 800e6d8: 2303 movs r3, #3
- 800e6da: e006 b.n 800e6ea <RCCEx_PLL2_Config+0x152>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
- 800e6dc: 4b05 ldr r3, [pc, #20] @ (800e6f4 <RCCEx_PLL2_Config+0x15c>)
- 800e6de: 681b ldr r3, [r3, #0]
- 800e6e0: f003 6300 and.w r3, r3, #134217728 @ 0x8000000
- 800e6e4: 2b00 cmp r3, #0
- 800e6e6: d0f0 beq.n 800e6ca <RCCEx_PLL2_Config+0x132>
- }
- }
- return status;
- 800e6e8: 7bfb ldrb r3, [r7, #15]
- }
- 800e6ea: 4618 mov r0, r3
- 800e6ec: 3710 adds r7, #16
- 800e6ee: 46bd mov sp, r7
- 800e6f0: bd80 pop {r7, pc}
- 800e6f2: bf00 nop
- 800e6f4: 58024400 .word 0x58024400
- 800e6f8: ffff0007 .word 0xffff0007
- 0800e6fc <RCCEx_PLL3_Config>:
- * @note PLL3 is temporary disabled to apply new parameters
- *
- * @retval HAL status
- */
- static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
- {
- 800e6fc: b580 push {r7, lr}
- 800e6fe: b084 sub sp, #16
- 800e700: af00 add r7, sp, #0
- 800e702: 6078 str r0, [r7, #4]
- 800e704: 6039 str r1, [r7, #0]
- uint32_t tickstart;
- HAL_StatusTypeDef status = HAL_OK;
- 800e706: 2300 movs r3, #0
- 800e708: 73fb strb r3, [r7, #15]
- assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
- assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
- assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
- /* Check that PLL3 OSC clock source is already set */
- if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
- 800e70a: 4b53 ldr r3, [pc, #332] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e70c: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e70e: f003 0303 and.w r3, r3, #3
- 800e712: 2b03 cmp r3, #3
- 800e714: d101 bne.n 800e71a <RCCEx_PLL3_Config+0x1e>
- {
- return HAL_ERROR;
- 800e716: 2301 movs r3, #1
- 800e718: e099 b.n 800e84e <RCCEx_PLL3_Config+0x152>
- else
- {
- /* Disable PLL3. */
- __HAL_RCC_PLL3_DISABLE();
- 800e71a: 4b4f ldr r3, [pc, #316] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e71c: 681b ldr r3, [r3, #0]
- 800e71e: 4a4e ldr r2, [pc, #312] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e720: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000
- 800e724: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800e726: f7f6 fe59 bl 80053dc <HAL_GetTick>
- 800e72a: 60b8 str r0, [r7, #8]
- /* Wait till PLL3 is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
- 800e72c: e008 b.n 800e740 <RCCEx_PLL3_Config+0x44>
- {
- if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
- 800e72e: f7f6 fe55 bl 80053dc <HAL_GetTick>
- 800e732: 4602 mov r2, r0
- 800e734: 68bb ldr r3, [r7, #8]
- 800e736: 1ad3 subs r3, r2, r3
- 800e738: 2b02 cmp r3, #2
- 800e73a: d901 bls.n 800e740 <RCCEx_PLL3_Config+0x44>
- {
- return HAL_TIMEOUT;
- 800e73c: 2303 movs r3, #3
- 800e73e: e086 b.n 800e84e <RCCEx_PLL3_Config+0x152>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
- 800e740: 4b45 ldr r3, [pc, #276] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e742: 681b ldr r3, [r3, #0]
- 800e744: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800e748: 2b00 cmp r3, #0
- 800e74a: d1f0 bne.n 800e72e <RCCEx_PLL3_Config+0x32>
- }
- }
- /* Configure the PLL3 multiplication and division factors. */
- __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
- 800e74c: 4b42 ldr r3, [pc, #264] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e74e: 6a9b ldr r3, [r3, #40] @ 0x28
- 800e750: f023 727c bic.w r2, r3, #66060288 @ 0x3f00000
- 800e754: 687b ldr r3, [r7, #4]
- 800e756: 681b ldr r3, [r3, #0]
- 800e758: 051b lsls r3, r3, #20
- 800e75a: 493f ldr r1, [pc, #252] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e75c: 4313 orrs r3, r2
- 800e75e: 628b str r3, [r1, #40] @ 0x28
- 800e760: 687b ldr r3, [r7, #4]
- 800e762: 685b ldr r3, [r3, #4]
- 800e764: 3b01 subs r3, #1
- 800e766: f3c3 0208 ubfx r2, r3, #0, #9
- 800e76a: 687b ldr r3, [r7, #4]
- 800e76c: 689b ldr r3, [r3, #8]
- 800e76e: 3b01 subs r3, #1
- 800e770: 025b lsls r3, r3, #9
- 800e772: b29b uxth r3, r3
- 800e774: 431a orrs r2, r3
- 800e776: 687b ldr r3, [r7, #4]
- 800e778: 68db ldr r3, [r3, #12]
- 800e77a: 3b01 subs r3, #1
- 800e77c: 041b lsls r3, r3, #16
- 800e77e: f403 03fe and.w r3, r3, #8323072 @ 0x7f0000
- 800e782: 431a orrs r2, r3
- 800e784: 687b ldr r3, [r7, #4]
- 800e786: 691b ldr r3, [r3, #16]
- 800e788: 3b01 subs r3, #1
- 800e78a: 061b lsls r3, r3, #24
- 800e78c: f003 43fe and.w r3, r3, #2130706432 @ 0x7f000000
- 800e790: 4931 ldr r1, [pc, #196] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e792: 4313 orrs r3, r2
- 800e794: 640b str r3, [r1, #64] @ 0x40
- pll3->PLL3P,
- pll3->PLL3Q,
- pll3->PLL3R);
- /* Select PLL3 input reference frequency range: VCI */
- __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
- 800e796: 4b30 ldr r3, [pc, #192] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e798: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e79a: f423 6240 bic.w r2, r3, #3072 @ 0xc00
- 800e79e: 687b ldr r3, [r7, #4]
- 800e7a0: 695b ldr r3, [r3, #20]
- 800e7a2: 492d ldr r1, [pc, #180] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7a4: 4313 orrs r3, r2
- 800e7a6: 62cb str r3, [r1, #44] @ 0x2c
- /* Select PLL3 output frequency range : VCO */
- __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
- 800e7a8: 4b2b ldr r3, [pc, #172] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7aa: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e7ac: f423 7200 bic.w r2, r3, #512 @ 0x200
- 800e7b0: 687b ldr r3, [r7, #4]
- 800e7b2: 699b ldr r3, [r3, #24]
- 800e7b4: 4928 ldr r1, [pc, #160] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7b6: 4313 orrs r3, r2
- 800e7b8: 62cb str r3, [r1, #44] @ 0x2c
- /* Disable PLL3FRACN . */
- __HAL_RCC_PLL3FRACN_DISABLE();
- 800e7ba: 4b27 ldr r3, [pc, #156] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7bc: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e7be: 4a26 ldr r2, [pc, #152] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7c0: f423 7380 bic.w r3, r3, #256 @ 0x100
- 800e7c4: 62d3 str r3, [r2, #44] @ 0x2c
- /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
- __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
- 800e7c6: 4b24 ldr r3, [pc, #144] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7c8: 6c5a ldr r2, [r3, #68] @ 0x44
- 800e7ca: 4b24 ldr r3, [pc, #144] @ (800e85c <RCCEx_PLL3_Config+0x160>)
- 800e7cc: 4013 ands r3, r2
- 800e7ce: 687a ldr r2, [r7, #4]
- 800e7d0: 69d2 ldr r2, [r2, #28]
- 800e7d2: 00d2 lsls r2, r2, #3
- 800e7d4: 4920 ldr r1, [pc, #128] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7d6: 4313 orrs r3, r2
- 800e7d8: 644b str r3, [r1, #68] @ 0x44
- /* Enable PLL3FRACN . */
- __HAL_RCC_PLL3FRACN_ENABLE();
- 800e7da: 4b1f ldr r3, [pc, #124] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7dc: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e7de: 4a1e ldr r2, [pc, #120] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7e0: f443 7380 orr.w r3, r3, #256 @ 0x100
- 800e7e4: 62d3 str r3, [r2, #44] @ 0x2c
- /* Enable the PLL3 clock output */
- if (Divider == DIVIDER_P_UPDATE)
- 800e7e6: 683b ldr r3, [r7, #0]
- 800e7e8: 2b00 cmp r3, #0
- 800e7ea: d106 bne.n 800e7fa <RCCEx_PLL3_Config+0xfe>
- {
- __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
- 800e7ec: 4b1a ldr r3, [pc, #104] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7ee: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e7f0: 4a19 ldr r2, [pc, #100] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e7f2: f443 0380 orr.w r3, r3, #4194304 @ 0x400000
- 800e7f6: 62d3 str r3, [r2, #44] @ 0x2c
- 800e7f8: e00f b.n 800e81a <RCCEx_PLL3_Config+0x11e>
- }
- else if (Divider == DIVIDER_Q_UPDATE)
- 800e7fa: 683b ldr r3, [r7, #0]
- 800e7fc: 2b01 cmp r3, #1
- 800e7fe: d106 bne.n 800e80e <RCCEx_PLL3_Config+0x112>
- {
- __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
- 800e800: 4b15 ldr r3, [pc, #84] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e802: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e804: 4a14 ldr r2, [pc, #80] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e806: f443 0300 orr.w r3, r3, #8388608 @ 0x800000
- 800e80a: 62d3 str r3, [r2, #44] @ 0x2c
- 800e80c: e005 b.n 800e81a <RCCEx_PLL3_Config+0x11e>
- }
- else
- {
- __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
- 800e80e: 4b12 ldr r3, [pc, #72] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e810: 6adb ldr r3, [r3, #44] @ 0x2c
- 800e812: 4a11 ldr r2, [pc, #68] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e814: f043 7380 orr.w r3, r3, #16777216 @ 0x1000000
- 800e818: 62d3 str r3, [r2, #44] @ 0x2c
- }
- /* Enable PLL3. */
- __HAL_RCC_PLL3_ENABLE();
- 800e81a: 4b0f ldr r3, [pc, #60] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e81c: 681b ldr r3, [r3, #0]
- 800e81e: 4a0e ldr r2, [pc, #56] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e820: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
- 800e824: 6013 str r3, [r2, #0]
- /* Get Start Tick*/
- tickstart = HAL_GetTick();
- 800e826: f7f6 fdd9 bl 80053dc <HAL_GetTick>
- 800e82a: 60b8 str r0, [r7, #8]
- /* Wait till PLL3 is ready */
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
- 800e82c: e008 b.n 800e840 <RCCEx_PLL3_Config+0x144>
- {
- if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
- 800e82e: f7f6 fdd5 bl 80053dc <HAL_GetTick>
- 800e832: 4602 mov r2, r0
- 800e834: 68bb ldr r3, [r7, #8]
- 800e836: 1ad3 subs r3, r2, r3
- 800e838: 2b02 cmp r3, #2
- 800e83a: d901 bls.n 800e840 <RCCEx_PLL3_Config+0x144>
- {
- return HAL_TIMEOUT;
- 800e83c: 2303 movs r3, #3
- 800e83e: e006 b.n 800e84e <RCCEx_PLL3_Config+0x152>
- while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
- 800e840: 4b05 ldr r3, [pc, #20] @ (800e858 <RCCEx_PLL3_Config+0x15c>)
- 800e842: 681b ldr r3, [r3, #0]
- 800e844: f003 5300 and.w r3, r3, #536870912 @ 0x20000000
- 800e848: 2b00 cmp r3, #0
- 800e84a: d0f0 beq.n 800e82e <RCCEx_PLL3_Config+0x132>
- }
- }
- return status;
- 800e84c: 7bfb ldrb r3, [r7, #15]
- }
- 800e84e: 4618 mov r0, r3
- 800e850: 3710 adds r7, #16
- 800e852: 46bd mov sp, r7
- 800e854: bd80 pop {r7, pc}
- 800e856: bf00 nop
- 800e858: 58024400 .word 0x58024400
- 800e85c: ffff0007 .word 0xffff0007
- 0800e860 <HAL_RNG_Init>:
- * @param hrng pointer to a RNG_HandleTypeDef structure that contains
- * the configuration information for RNG.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
- {
- 800e860: b580 push {r7, lr}
- 800e862: b084 sub sp, #16
- 800e864: af00 add r7, sp, #0
- 800e866: 6078 str r0, [r7, #4]
- uint32_t tickstart;
- /* Check the RNG handle allocation */
- if (hrng == NULL)
- 800e868: 687b ldr r3, [r7, #4]
- 800e86a: 2b00 cmp r3, #0
- 800e86c: d101 bne.n 800e872 <HAL_RNG_Init+0x12>
- {
- return HAL_ERROR;
- 800e86e: 2301 movs r3, #1
- 800e870: e054 b.n 800e91c <HAL_RNG_Init+0xbc>
- /* Init the low level hardware */
- hrng->MspInitCallback(hrng);
- }
- #else
- if (hrng->State == HAL_RNG_STATE_RESET)
- 800e872: 687b ldr r3, [r7, #4]
- 800e874: 7a5b ldrb r3, [r3, #9]
- 800e876: b2db uxtb r3, r3
- 800e878: 2b00 cmp r3, #0
- 800e87a: d105 bne.n 800e888 <HAL_RNG_Init+0x28>
- {
- /* Allocate lock resource and initialize it */
- hrng->Lock = HAL_UNLOCKED;
- 800e87c: 687b ldr r3, [r7, #4]
- 800e87e: 2200 movs r2, #0
- 800e880: 721a strb r2, [r3, #8]
- /* Init the low level hardware */
- HAL_RNG_MspInit(hrng);
- 800e882: 6878 ldr r0, [r7, #4]
- 800e884: f7f5 f84c bl 8003920 <HAL_RNG_MspInit>
- }
- #endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
- /* Change RNG peripheral state */
- hrng->State = HAL_RNG_STATE_BUSY;
- 800e888: 687b ldr r3, [r7, #4]
- 800e88a: 2202 movs r2, #2
- 800e88c: 725a strb r2, [r3, #9]
- }
- }
- }
- #else
- /* Clock Error Detection Configuration */
- MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
- 800e88e: 687b ldr r3, [r7, #4]
- 800e890: 681b ldr r3, [r3, #0]
- 800e892: 681b ldr r3, [r3, #0]
- 800e894: f023 0120 bic.w r1, r3, #32
- 800e898: 687b ldr r3, [r7, #4]
- 800e89a: 685a ldr r2, [r3, #4]
- 800e89c: 687b ldr r3, [r7, #4]
- 800e89e: 681b ldr r3, [r3, #0]
- 800e8a0: 430a orrs r2, r1
- 800e8a2: 601a str r2, [r3, #0]
- #endif /* RNG_CR_CONDRST */
- /* Enable the RNG Peripheral */
- __HAL_RNG_ENABLE(hrng);
- 800e8a4: 687b ldr r3, [r7, #4]
- 800e8a6: 681b ldr r3, [r3, #0]
- 800e8a8: 681a ldr r2, [r3, #0]
- 800e8aa: 687b ldr r3, [r7, #4]
- 800e8ac: 681b ldr r3, [r3, #0]
- 800e8ae: f042 0204 orr.w r2, r2, #4
- 800e8b2: 601a str r2, [r3, #0]
- /* verify that no seed error */
- if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
- 800e8b4: 687b ldr r3, [r7, #4]
- 800e8b6: 681b ldr r3, [r3, #0]
- 800e8b8: 685b ldr r3, [r3, #4]
- 800e8ba: f003 0340 and.w r3, r3, #64 @ 0x40
- 800e8be: 2b40 cmp r3, #64 @ 0x40
- 800e8c0: d104 bne.n 800e8cc <HAL_RNG_Init+0x6c>
- {
- hrng->State = HAL_RNG_STATE_ERROR;
- 800e8c2: 687b ldr r3, [r7, #4]
- 800e8c4: 2204 movs r2, #4
- 800e8c6: 725a strb r2, [r3, #9]
- return HAL_ERROR;
- 800e8c8: 2301 movs r3, #1
- 800e8ca: e027 b.n 800e91c <HAL_RNG_Init+0xbc>
- }
- /* Get tick */
- tickstart = HAL_GetTick();
- 800e8cc: f7f6 fd86 bl 80053dc <HAL_GetTick>
- 800e8d0: 60f8 str r0, [r7, #12]
- /* Check if data register contains valid random data */
- while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
- 800e8d2: e015 b.n 800e900 <HAL_RNG_Init+0xa0>
- {
- if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
- 800e8d4: f7f6 fd82 bl 80053dc <HAL_GetTick>
- 800e8d8: 4602 mov r2, r0
- 800e8da: 68fb ldr r3, [r7, #12]
- 800e8dc: 1ad3 subs r3, r2, r3
- 800e8de: 2b02 cmp r3, #2
- 800e8e0: d90e bls.n 800e900 <HAL_RNG_Init+0xa0>
- {
- /* New check to avoid false timeout detection in case of preemption */
- if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
- 800e8e2: 687b ldr r3, [r7, #4]
- 800e8e4: 681b ldr r3, [r3, #0]
- 800e8e6: 685b ldr r3, [r3, #4]
- 800e8e8: f003 0304 and.w r3, r3, #4
- 800e8ec: 2b04 cmp r3, #4
- 800e8ee: d107 bne.n 800e900 <HAL_RNG_Init+0xa0>
- {
- hrng->State = HAL_RNG_STATE_ERROR;
- 800e8f0: 687b ldr r3, [r7, #4]
- 800e8f2: 2204 movs r2, #4
- 800e8f4: 725a strb r2, [r3, #9]
- hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
- 800e8f6: 687b ldr r3, [r7, #4]
- 800e8f8: 2202 movs r2, #2
- 800e8fa: 60da str r2, [r3, #12]
- return HAL_ERROR;
- 800e8fc: 2301 movs r3, #1
- 800e8fe: e00d b.n 800e91c <HAL_RNG_Init+0xbc>
- while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
- 800e900: 687b ldr r3, [r7, #4]
- 800e902: 681b ldr r3, [r3, #0]
- 800e904: 685b ldr r3, [r3, #4]
- 800e906: f003 0304 and.w r3, r3, #4
- 800e90a: 2b04 cmp r3, #4
- 800e90c: d0e2 beq.n 800e8d4 <HAL_RNG_Init+0x74>
- }
- }
- }
- /* Initialize the RNG state */
- hrng->State = HAL_RNG_STATE_READY;
- 800e90e: 687b ldr r3, [r7, #4]
- 800e910: 2201 movs r2, #1
- 800e912: 725a strb r2, [r3, #9]
- /* Initialise the error code */
- hrng->ErrorCode = HAL_RNG_ERROR_NONE;
- 800e914: 687b ldr r3, [r7, #4]
- 800e916: 2200 movs r2, #0
- 800e918: 60da str r2, [r3, #12]
- /* Return function status */
- return HAL_OK;
- 800e91a: 2300 movs r3, #0
- }
- 800e91c: 4618 mov r0, r3
- 800e91e: 3710 adds r7, #16
- 800e920: 46bd mov sp, r7
- 800e922: bd80 pop {r7, pc}
- 0800e924 <HAL_TIM_Base_Init>:
- * Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
- * @param htim TIM Base handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
- {
- 800e924: b580 push {r7, lr}
- 800e926: b082 sub sp, #8
- 800e928: af00 add r7, sp, #0
- 800e92a: 6078 str r0, [r7, #4]
- /* Check the TIM handle allocation */
- if (htim == NULL)
- 800e92c: 687b ldr r3, [r7, #4]
- 800e92e: 2b00 cmp r3, #0
- 800e930: d101 bne.n 800e936 <HAL_TIM_Base_Init+0x12>
- {
- return HAL_ERROR;
- 800e932: 2301 movs r3, #1
- 800e934: e049 b.n 800e9ca <HAL_TIM_Base_Init+0xa6>
- assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
- assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
- assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
- assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
- if (htim->State == HAL_TIM_STATE_RESET)
- 800e936: 687b ldr r3, [r7, #4]
- 800e938: f893 303d ldrb.w r3, [r3, #61] @ 0x3d
- 800e93c: b2db uxtb r3, r3
- 800e93e: 2b00 cmp r3, #0
- 800e940: d106 bne.n 800e950 <HAL_TIM_Base_Init+0x2c>
- {
- /* Allocate lock resource and initialize it */
- htim->Lock = HAL_UNLOCKED;
- 800e942: 687b ldr r3, [r7, #4]
- 800e944: 2200 movs r2, #0
- 800e946: f883 203c strb.w r2, [r3, #60] @ 0x3c
- }
- /* Init the low level hardware : GPIO, CLOCK, NVIC */
- htim->Base_MspInitCallback(htim);
- #else
- /* Init the low level hardware : GPIO, CLOCK, NVIC */
- HAL_TIM_Base_MspInit(htim);
- 800e94a: 6878 ldr r0, [r7, #4]
- 800e94c: f7f5 f85c bl 8003a08 <HAL_TIM_Base_MspInit>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- /* Set the TIM state */
- htim->State = HAL_TIM_STATE_BUSY;
- 800e950: 687b ldr r3, [r7, #4]
- 800e952: 2202 movs r2, #2
- 800e954: f883 203d strb.w r2, [r3, #61] @ 0x3d
- /* Set the Time Base configuration */
- TIM_Base_SetConfig(htim->Instance, &htim->Init);
- 800e958: 687b ldr r3, [r7, #4]
- 800e95a: 681a ldr r2, [r3, #0]
- 800e95c: 687b ldr r3, [r7, #4]
- 800e95e: 3304 adds r3, #4
- 800e960: 4619 mov r1, r3
- 800e962: 4610 mov r0, r2
- 800e964: f001 f918 bl 800fb98 <TIM_Base_SetConfig>
- /* Initialize the DMA burst operation state */
- htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
- 800e968: 687b ldr r3, [r7, #4]
- 800e96a: 2201 movs r2, #1
- 800e96c: f883 2048 strb.w r2, [r3, #72] @ 0x48
- /* Initialize the TIM channels state */
- TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
- 800e970: 687b ldr r3, [r7, #4]
- 800e972: 2201 movs r2, #1
- 800e974: f883 203e strb.w r2, [r3, #62] @ 0x3e
- 800e978: 687b ldr r3, [r7, #4]
- 800e97a: 2201 movs r2, #1
- 800e97c: f883 203f strb.w r2, [r3, #63] @ 0x3f
- 800e980: 687b ldr r3, [r7, #4]
- 800e982: 2201 movs r2, #1
- 800e984: f883 2040 strb.w r2, [r3, #64] @ 0x40
- 800e988: 687b ldr r3, [r7, #4]
- 800e98a: 2201 movs r2, #1
- 800e98c: f883 2041 strb.w r2, [r3, #65] @ 0x41
- 800e990: 687b ldr r3, [r7, #4]
- 800e992: 2201 movs r2, #1
- 800e994: f883 2042 strb.w r2, [r3, #66] @ 0x42
- 800e998: 687b ldr r3, [r7, #4]
- 800e99a: 2201 movs r2, #1
- 800e99c: f883 2043 strb.w r2, [r3, #67] @ 0x43
- TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
- 800e9a0: 687b ldr r3, [r7, #4]
- 800e9a2: 2201 movs r2, #1
- 800e9a4: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 800e9a8: 687b ldr r3, [r7, #4]
- 800e9aa: 2201 movs r2, #1
- 800e9ac: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 800e9b0: 687b ldr r3, [r7, #4]
- 800e9b2: 2201 movs r2, #1
- 800e9b4: f883 2046 strb.w r2, [r3, #70] @ 0x46
- 800e9b8: 687b ldr r3, [r7, #4]
- 800e9ba: 2201 movs r2, #1
- 800e9bc: f883 2047 strb.w r2, [r3, #71] @ 0x47
- /* Initialize the TIM state*/
- htim->State = HAL_TIM_STATE_READY;
- 800e9c0: 687b ldr r3, [r7, #4]
- 800e9c2: 2201 movs r2, #1
- 800e9c4: f883 203d strb.w r2, [r3, #61] @ 0x3d
- return HAL_OK;
- 800e9c8: 2300 movs r3, #0
- }
- 800e9ca: 4618 mov r0, r3
- 800e9cc: 3708 adds r7, #8
- 800e9ce: 46bd mov sp, r7
- 800e9d0: bd80 pop {r7, pc}
- ...
- 0800e9d4 <HAL_TIM_Base_Start>:
- * @brief Starts the TIM Base generation.
- * @param htim TIM Base handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
- {
- 800e9d4: b480 push {r7}
- 800e9d6: b085 sub sp, #20
- 800e9d8: af00 add r7, sp, #0
- 800e9da: 6078 str r0, [r7, #4]
- /* Check the parameters */
- assert_param(IS_TIM_INSTANCE(htim->Instance));
- /* Check the TIM state */
- if (htim->State != HAL_TIM_STATE_READY)
- 800e9dc: 687b ldr r3, [r7, #4]
- 800e9de: f893 303d ldrb.w r3, [r3, #61] @ 0x3d
- 800e9e2: b2db uxtb r3, r3
- 800e9e4: 2b01 cmp r3, #1
- 800e9e6: d001 beq.n 800e9ec <HAL_TIM_Base_Start+0x18>
- {
- return HAL_ERROR;
- 800e9e8: 2301 movs r3, #1
- 800e9ea: e04c b.n 800ea86 <HAL_TIM_Base_Start+0xb2>
- }
- /* Set the TIM state */
- htim->State = HAL_TIM_STATE_BUSY;
- 800e9ec: 687b ldr r3, [r7, #4]
- 800e9ee: 2202 movs r2, #2
- 800e9f0: f883 203d strb.w r2, [r3, #61] @ 0x3d
- /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
- if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
- 800e9f4: 687b ldr r3, [r7, #4]
- 800e9f6: 681b ldr r3, [r3, #0]
- 800e9f8: 4a26 ldr r2, [pc, #152] @ (800ea94 <HAL_TIM_Base_Start+0xc0>)
- 800e9fa: 4293 cmp r3, r2
- 800e9fc: d022 beq.n 800ea44 <HAL_TIM_Base_Start+0x70>
- 800e9fe: 687b ldr r3, [r7, #4]
- 800ea00: 681b ldr r3, [r3, #0]
- 800ea02: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800ea06: d01d beq.n 800ea44 <HAL_TIM_Base_Start+0x70>
- 800ea08: 687b ldr r3, [r7, #4]
- 800ea0a: 681b ldr r3, [r3, #0]
- 800ea0c: 4a22 ldr r2, [pc, #136] @ (800ea98 <HAL_TIM_Base_Start+0xc4>)
- 800ea0e: 4293 cmp r3, r2
- 800ea10: d018 beq.n 800ea44 <HAL_TIM_Base_Start+0x70>
- 800ea12: 687b ldr r3, [r7, #4]
- 800ea14: 681b ldr r3, [r3, #0]
- 800ea16: 4a21 ldr r2, [pc, #132] @ (800ea9c <HAL_TIM_Base_Start+0xc8>)
- 800ea18: 4293 cmp r3, r2
- 800ea1a: d013 beq.n 800ea44 <HAL_TIM_Base_Start+0x70>
- 800ea1c: 687b ldr r3, [r7, #4]
- 800ea1e: 681b ldr r3, [r3, #0]
- 800ea20: 4a1f ldr r2, [pc, #124] @ (800eaa0 <HAL_TIM_Base_Start+0xcc>)
- 800ea22: 4293 cmp r3, r2
- 800ea24: d00e beq.n 800ea44 <HAL_TIM_Base_Start+0x70>
- 800ea26: 687b ldr r3, [r7, #4]
- 800ea28: 681b ldr r3, [r3, #0]
- 800ea2a: 4a1e ldr r2, [pc, #120] @ (800eaa4 <HAL_TIM_Base_Start+0xd0>)
- 800ea2c: 4293 cmp r3, r2
- 800ea2e: d009 beq.n 800ea44 <HAL_TIM_Base_Start+0x70>
- 800ea30: 687b ldr r3, [r7, #4]
- 800ea32: 681b ldr r3, [r3, #0]
- 800ea34: 4a1c ldr r2, [pc, #112] @ (800eaa8 <HAL_TIM_Base_Start+0xd4>)
- 800ea36: 4293 cmp r3, r2
- 800ea38: d004 beq.n 800ea44 <HAL_TIM_Base_Start+0x70>
- 800ea3a: 687b ldr r3, [r7, #4]
- 800ea3c: 681b ldr r3, [r3, #0]
- 800ea3e: 4a1b ldr r2, [pc, #108] @ (800eaac <HAL_TIM_Base_Start+0xd8>)
- 800ea40: 4293 cmp r3, r2
- 800ea42: d115 bne.n 800ea70 <HAL_TIM_Base_Start+0x9c>
- {
- tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
- 800ea44: 687b ldr r3, [r7, #4]
- 800ea46: 681b ldr r3, [r3, #0]
- 800ea48: 689a ldr r2, [r3, #8]
- 800ea4a: 4b19 ldr r3, [pc, #100] @ (800eab0 <HAL_TIM_Base_Start+0xdc>)
- 800ea4c: 4013 ands r3, r2
- 800ea4e: 60fb str r3, [r7, #12]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800ea50: 68fb ldr r3, [r7, #12]
- 800ea52: 2b06 cmp r3, #6
- 800ea54: d015 beq.n 800ea82 <HAL_TIM_Base_Start+0xae>
- 800ea56: 68fb ldr r3, [r7, #12]
- 800ea58: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800ea5c: d011 beq.n 800ea82 <HAL_TIM_Base_Start+0xae>
- {
- __HAL_TIM_ENABLE(htim);
- 800ea5e: 687b ldr r3, [r7, #4]
- 800ea60: 681b ldr r3, [r3, #0]
- 800ea62: 681a ldr r2, [r3, #0]
- 800ea64: 687b ldr r3, [r7, #4]
- 800ea66: 681b ldr r3, [r3, #0]
- 800ea68: f042 0201 orr.w r2, r2, #1
- 800ea6c: 601a str r2, [r3, #0]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800ea6e: e008 b.n 800ea82 <HAL_TIM_Base_Start+0xae>
- }
- }
- else
- {
- __HAL_TIM_ENABLE(htim);
- 800ea70: 687b ldr r3, [r7, #4]
- 800ea72: 681b ldr r3, [r3, #0]
- 800ea74: 681a ldr r2, [r3, #0]
- 800ea76: 687b ldr r3, [r7, #4]
- 800ea78: 681b ldr r3, [r3, #0]
- 800ea7a: f042 0201 orr.w r2, r2, #1
- 800ea7e: 601a str r2, [r3, #0]
- 800ea80: e000 b.n 800ea84 <HAL_TIM_Base_Start+0xb0>
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800ea82: bf00 nop
- }
- /* Return function status */
- return HAL_OK;
- 800ea84: 2300 movs r3, #0
- }
- 800ea86: 4618 mov r0, r3
- 800ea88: 3714 adds r7, #20
- 800ea8a: 46bd mov sp, r7
- 800ea8c: f85d 7b04 ldr.w r7, [sp], #4
- 800ea90: 4770 bx lr
- 800ea92: bf00 nop
- 800ea94: 40010000 .word 0x40010000
- 800ea98: 40000400 .word 0x40000400
- 800ea9c: 40000800 .word 0x40000800
- 800eaa0: 40000c00 .word 0x40000c00
- 800eaa4: 40010400 .word 0x40010400
- 800eaa8: 40001800 .word 0x40001800
- 800eaac: 40014000 .word 0x40014000
- 800eab0: 00010007 .word 0x00010007
- 0800eab4 <HAL_TIM_Base_Start_IT>:
- * @brief Starts the TIM Base generation in interrupt mode.
- * @param htim TIM Base handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
- {
- 800eab4: b480 push {r7}
- 800eab6: b085 sub sp, #20
- 800eab8: af00 add r7, sp, #0
- 800eaba: 6078 str r0, [r7, #4]
- /* Check the parameters */
- assert_param(IS_TIM_INSTANCE(htim->Instance));
- /* Check the TIM state */
- if (htim->State != HAL_TIM_STATE_READY)
- 800eabc: 687b ldr r3, [r7, #4]
- 800eabe: f893 303d ldrb.w r3, [r3, #61] @ 0x3d
- 800eac2: b2db uxtb r3, r3
- 800eac4: 2b01 cmp r3, #1
- 800eac6: d001 beq.n 800eacc <HAL_TIM_Base_Start_IT+0x18>
- {
- return HAL_ERROR;
- 800eac8: 2301 movs r3, #1
- 800eaca: e054 b.n 800eb76 <HAL_TIM_Base_Start_IT+0xc2>
- }
- /* Set the TIM state */
- htim->State = HAL_TIM_STATE_BUSY;
- 800eacc: 687b ldr r3, [r7, #4]
- 800eace: 2202 movs r2, #2
- 800ead0: f883 203d strb.w r2, [r3, #61] @ 0x3d
- /* Enable the TIM Update interrupt */
- __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
- 800ead4: 687b ldr r3, [r7, #4]
- 800ead6: 681b ldr r3, [r3, #0]
- 800ead8: 68da ldr r2, [r3, #12]
- 800eada: 687b ldr r3, [r7, #4]
- 800eadc: 681b ldr r3, [r3, #0]
- 800eade: f042 0201 orr.w r2, r2, #1
- 800eae2: 60da str r2, [r3, #12]
- /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
- if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
- 800eae4: 687b ldr r3, [r7, #4]
- 800eae6: 681b ldr r3, [r3, #0]
- 800eae8: 4a26 ldr r2, [pc, #152] @ (800eb84 <HAL_TIM_Base_Start_IT+0xd0>)
- 800eaea: 4293 cmp r3, r2
- 800eaec: d022 beq.n 800eb34 <HAL_TIM_Base_Start_IT+0x80>
- 800eaee: 687b ldr r3, [r7, #4]
- 800eaf0: 681b ldr r3, [r3, #0]
- 800eaf2: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800eaf6: d01d beq.n 800eb34 <HAL_TIM_Base_Start_IT+0x80>
- 800eaf8: 687b ldr r3, [r7, #4]
- 800eafa: 681b ldr r3, [r3, #0]
- 800eafc: 4a22 ldr r2, [pc, #136] @ (800eb88 <HAL_TIM_Base_Start_IT+0xd4>)
- 800eafe: 4293 cmp r3, r2
- 800eb00: d018 beq.n 800eb34 <HAL_TIM_Base_Start_IT+0x80>
- 800eb02: 687b ldr r3, [r7, #4]
- 800eb04: 681b ldr r3, [r3, #0]
- 800eb06: 4a21 ldr r2, [pc, #132] @ (800eb8c <HAL_TIM_Base_Start_IT+0xd8>)
- 800eb08: 4293 cmp r3, r2
- 800eb0a: d013 beq.n 800eb34 <HAL_TIM_Base_Start_IT+0x80>
- 800eb0c: 687b ldr r3, [r7, #4]
- 800eb0e: 681b ldr r3, [r3, #0]
- 800eb10: 4a1f ldr r2, [pc, #124] @ (800eb90 <HAL_TIM_Base_Start_IT+0xdc>)
- 800eb12: 4293 cmp r3, r2
- 800eb14: d00e beq.n 800eb34 <HAL_TIM_Base_Start_IT+0x80>
- 800eb16: 687b ldr r3, [r7, #4]
- 800eb18: 681b ldr r3, [r3, #0]
- 800eb1a: 4a1e ldr r2, [pc, #120] @ (800eb94 <HAL_TIM_Base_Start_IT+0xe0>)
- 800eb1c: 4293 cmp r3, r2
- 800eb1e: d009 beq.n 800eb34 <HAL_TIM_Base_Start_IT+0x80>
- 800eb20: 687b ldr r3, [r7, #4]
- 800eb22: 681b ldr r3, [r3, #0]
- 800eb24: 4a1c ldr r2, [pc, #112] @ (800eb98 <HAL_TIM_Base_Start_IT+0xe4>)
- 800eb26: 4293 cmp r3, r2
- 800eb28: d004 beq.n 800eb34 <HAL_TIM_Base_Start_IT+0x80>
- 800eb2a: 687b ldr r3, [r7, #4]
- 800eb2c: 681b ldr r3, [r3, #0]
- 800eb2e: 4a1b ldr r2, [pc, #108] @ (800eb9c <HAL_TIM_Base_Start_IT+0xe8>)
- 800eb30: 4293 cmp r3, r2
- 800eb32: d115 bne.n 800eb60 <HAL_TIM_Base_Start_IT+0xac>
- {
- tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
- 800eb34: 687b ldr r3, [r7, #4]
- 800eb36: 681b ldr r3, [r3, #0]
- 800eb38: 689a ldr r2, [r3, #8]
- 800eb3a: 4b19 ldr r3, [pc, #100] @ (800eba0 <HAL_TIM_Base_Start_IT+0xec>)
- 800eb3c: 4013 ands r3, r2
- 800eb3e: 60fb str r3, [r7, #12]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800eb40: 68fb ldr r3, [r7, #12]
- 800eb42: 2b06 cmp r3, #6
- 800eb44: d015 beq.n 800eb72 <HAL_TIM_Base_Start_IT+0xbe>
- 800eb46: 68fb ldr r3, [r7, #12]
- 800eb48: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800eb4c: d011 beq.n 800eb72 <HAL_TIM_Base_Start_IT+0xbe>
- {
- __HAL_TIM_ENABLE(htim);
- 800eb4e: 687b ldr r3, [r7, #4]
- 800eb50: 681b ldr r3, [r3, #0]
- 800eb52: 681a ldr r2, [r3, #0]
- 800eb54: 687b ldr r3, [r7, #4]
- 800eb56: 681b ldr r3, [r3, #0]
- 800eb58: f042 0201 orr.w r2, r2, #1
- 800eb5c: 601a str r2, [r3, #0]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800eb5e: e008 b.n 800eb72 <HAL_TIM_Base_Start_IT+0xbe>
- }
- }
- else
- {
- __HAL_TIM_ENABLE(htim);
- 800eb60: 687b ldr r3, [r7, #4]
- 800eb62: 681b ldr r3, [r3, #0]
- 800eb64: 681a ldr r2, [r3, #0]
- 800eb66: 687b ldr r3, [r7, #4]
- 800eb68: 681b ldr r3, [r3, #0]
- 800eb6a: f042 0201 orr.w r2, r2, #1
- 800eb6e: 601a str r2, [r3, #0]
- 800eb70: e000 b.n 800eb74 <HAL_TIM_Base_Start_IT+0xc0>
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800eb72: bf00 nop
- }
- /* Return function status */
- return HAL_OK;
- 800eb74: 2300 movs r3, #0
- }
- 800eb76: 4618 mov r0, r3
- 800eb78: 3714 adds r7, #20
- 800eb7a: 46bd mov sp, r7
- 800eb7c: f85d 7b04 ldr.w r7, [sp], #4
- 800eb80: 4770 bx lr
- 800eb82: bf00 nop
- 800eb84: 40010000 .word 0x40010000
- 800eb88: 40000400 .word 0x40000400
- 800eb8c: 40000800 .word 0x40000800
- 800eb90: 40000c00 .word 0x40000c00
- 800eb94: 40010400 .word 0x40010400
- 800eb98: 40001800 .word 0x40001800
- 800eb9c: 40014000 .word 0x40014000
- 800eba0: 00010007 .word 0x00010007
- 0800eba4 <HAL_TIM_PWM_Init>:
- * Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
- * @param htim TIM PWM handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
- {
- 800eba4: b580 push {r7, lr}
- 800eba6: b082 sub sp, #8
- 800eba8: af00 add r7, sp, #0
- 800ebaa: 6078 str r0, [r7, #4]
- /* Check the TIM handle allocation */
- if (htim == NULL)
- 800ebac: 687b ldr r3, [r7, #4]
- 800ebae: 2b00 cmp r3, #0
- 800ebb0: d101 bne.n 800ebb6 <HAL_TIM_PWM_Init+0x12>
- {
- return HAL_ERROR;
- 800ebb2: 2301 movs r3, #1
- 800ebb4: e049 b.n 800ec4a <HAL_TIM_PWM_Init+0xa6>
- assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
- assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
- assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
- assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
- if (htim->State == HAL_TIM_STATE_RESET)
- 800ebb6: 687b ldr r3, [r7, #4]
- 800ebb8: f893 303d ldrb.w r3, [r3, #61] @ 0x3d
- 800ebbc: b2db uxtb r3, r3
- 800ebbe: 2b00 cmp r3, #0
- 800ebc0: d106 bne.n 800ebd0 <HAL_TIM_PWM_Init+0x2c>
- {
- /* Allocate lock resource and initialize it */
- htim->Lock = HAL_UNLOCKED;
- 800ebc2: 687b ldr r3, [r7, #4]
- 800ebc4: 2200 movs r2, #0
- 800ebc6: f883 203c strb.w r2, [r3, #60] @ 0x3c
- }
- /* Init the low level hardware : GPIO, CLOCK, NVIC */
- htim->PWM_MspInitCallback(htim);
- #else
- /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
- HAL_TIM_PWM_MspInit(htim);
- 800ebca: 6878 ldr r0, [r7, #4]
- 800ebcc: f7f4 fee2 bl 8003994 <HAL_TIM_PWM_MspInit>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- /* Set the TIM state */
- htim->State = HAL_TIM_STATE_BUSY;
- 800ebd0: 687b ldr r3, [r7, #4]
- 800ebd2: 2202 movs r2, #2
- 800ebd4: f883 203d strb.w r2, [r3, #61] @ 0x3d
- /* Init the base time for the PWM */
- TIM_Base_SetConfig(htim->Instance, &htim->Init);
- 800ebd8: 687b ldr r3, [r7, #4]
- 800ebda: 681a ldr r2, [r3, #0]
- 800ebdc: 687b ldr r3, [r7, #4]
- 800ebde: 3304 adds r3, #4
- 800ebe0: 4619 mov r1, r3
- 800ebe2: 4610 mov r0, r2
- 800ebe4: f000 ffd8 bl 800fb98 <TIM_Base_SetConfig>
- /* Initialize the DMA burst operation state */
- htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
- 800ebe8: 687b ldr r3, [r7, #4]
- 800ebea: 2201 movs r2, #1
- 800ebec: f883 2048 strb.w r2, [r3, #72] @ 0x48
- /* Initialize the TIM channels state */
- TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
- 800ebf0: 687b ldr r3, [r7, #4]
- 800ebf2: 2201 movs r2, #1
- 800ebf4: f883 203e strb.w r2, [r3, #62] @ 0x3e
- 800ebf8: 687b ldr r3, [r7, #4]
- 800ebfa: 2201 movs r2, #1
- 800ebfc: f883 203f strb.w r2, [r3, #63] @ 0x3f
- 800ec00: 687b ldr r3, [r7, #4]
- 800ec02: 2201 movs r2, #1
- 800ec04: f883 2040 strb.w r2, [r3, #64] @ 0x40
- 800ec08: 687b ldr r3, [r7, #4]
- 800ec0a: 2201 movs r2, #1
- 800ec0c: f883 2041 strb.w r2, [r3, #65] @ 0x41
- 800ec10: 687b ldr r3, [r7, #4]
- 800ec12: 2201 movs r2, #1
- 800ec14: f883 2042 strb.w r2, [r3, #66] @ 0x42
- 800ec18: 687b ldr r3, [r7, #4]
- 800ec1a: 2201 movs r2, #1
- 800ec1c: f883 2043 strb.w r2, [r3, #67] @ 0x43
- TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
- 800ec20: 687b ldr r3, [r7, #4]
- 800ec22: 2201 movs r2, #1
- 800ec24: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 800ec28: 687b ldr r3, [r7, #4]
- 800ec2a: 2201 movs r2, #1
- 800ec2c: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 800ec30: 687b ldr r3, [r7, #4]
- 800ec32: 2201 movs r2, #1
- 800ec34: f883 2046 strb.w r2, [r3, #70] @ 0x46
- 800ec38: 687b ldr r3, [r7, #4]
- 800ec3a: 2201 movs r2, #1
- 800ec3c: f883 2047 strb.w r2, [r3, #71] @ 0x47
- /* Initialize the TIM state*/
- htim->State = HAL_TIM_STATE_READY;
- 800ec40: 687b ldr r3, [r7, #4]
- 800ec42: 2201 movs r2, #1
- 800ec44: f883 203d strb.w r2, [r3, #61] @ 0x3d
- return HAL_OK;
- 800ec48: 2300 movs r3, #0
- }
- 800ec4a: 4618 mov r0, r3
- 800ec4c: 3708 adds r7, #8
- 800ec4e: 46bd mov sp, r7
- 800ec50: bd80 pop {r7, pc}
- ...
- 0800ec54 <HAL_TIM_PWM_Start>:
- * @arg TIM_CHANNEL_5: TIM Channel 5 selected
- * @arg TIM_CHANNEL_6: TIM Channel 6 selected
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
- {
- 800ec54: b580 push {r7, lr}
- 800ec56: b084 sub sp, #16
- 800ec58: af00 add r7, sp, #0
- 800ec5a: 6078 str r0, [r7, #4]
- 800ec5c: 6039 str r1, [r7, #0]
- /* Check the parameters */
- assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
- /* Check the TIM channel state */
- if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
- 800ec5e: 683b ldr r3, [r7, #0]
- 800ec60: 2b00 cmp r3, #0
- 800ec62: d109 bne.n 800ec78 <HAL_TIM_PWM_Start+0x24>
- 800ec64: 687b ldr r3, [r7, #4]
- 800ec66: f893 303e ldrb.w r3, [r3, #62] @ 0x3e
- 800ec6a: b2db uxtb r3, r3
- 800ec6c: 2b01 cmp r3, #1
- 800ec6e: bf14 ite ne
- 800ec70: 2301 movne r3, #1
- 800ec72: 2300 moveq r3, #0
- 800ec74: b2db uxtb r3, r3
- 800ec76: e03c b.n 800ecf2 <HAL_TIM_PWM_Start+0x9e>
- 800ec78: 683b ldr r3, [r7, #0]
- 800ec7a: 2b04 cmp r3, #4
- 800ec7c: d109 bne.n 800ec92 <HAL_TIM_PWM_Start+0x3e>
- 800ec7e: 687b ldr r3, [r7, #4]
- 800ec80: f893 303f ldrb.w r3, [r3, #63] @ 0x3f
- 800ec84: b2db uxtb r3, r3
- 800ec86: 2b01 cmp r3, #1
- 800ec88: bf14 ite ne
- 800ec8a: 2301 movne r3, #1
- 800ec8c: 2300 moveq r3, #0
- 800ec8e: b2db uxtb r3, r3
- 800ec90: e02f b.n 800ecf2 <HAL_TIM_PWM_Start+0x9e>
- 800ec92: 683b ldr r3, [r7, #0]
- 800ec94: 2b08 cmp r3, #8
- 800ec96: d109 bne.n 800ecac <HAL_TIM_PWM_Start+0x58>
- 800ec98: 687b ldr r3, [r7, #4]
- 800ec9a: f893 3040 ldrb.w r3, [r3, #64] @ 0x40
- 800ec9e: b2db uxtb r3, r3
- 800eca0: 2b01 cmp r3, #1
- 800eca2: bf14 ite ne
- 800eca4: 2301 movne r3, #1
- 800eca6: 2300 moveq r3, #0
- 800eca8: b2db uxtb r3, r3
- 800ecaa: e022 b.n 800ecf2 <HAL_TIM_PWM_Start+0x9e>
- 800ecac: 683b ldr r3, [r7, #0]
- 800ecae: 2b0c cmp r3, #12
- 800ecb0: d109 bne.n 800ecc6 <HAL_TIM_PWM_Start+0x72>
- 800ecb2: 687b ldr r3, [r7, #4]
- 800ecb4: f893 3041 ldrb.w r3, [r3, #65] @ 0x41
- 800ecb8: b2db uxtb r3, r3
- 800ecba: 2b01 cmp r3, #1
- 800ecbc: bf14 ite ne
- 800ecbe: 2301 movne r3, #1
- 800ecc0: 2300 moveq r3, #0
- 800ecc2: b2db uxtb r3, r3
- 800ecc4: e015 b.n 800ecf2 <HAL_TIM_PWM_Start+0x9e>
- 800ecc6: 683b ldr r3, [r7, #0]
- 800ecc8: 2b10 cmp r3, #16
- 800ecca: d109 bne.n 800ece0 <HAL_TIM_PWM_Start+0x8c>
- 800eccc: 687b ldr r3, [r7, #4]
- 800ecce: f893 3042 ldrb.w r3, [r3, #66] @ 0x42
- 800ecd2: b2db uxtb r3, r3
- 800ecd4: 2b01 cmp r3, #1
- 800ecd6: bf14 ite ne
- 800ecd8: 2301 movne r3, #1
- 800ecda: 2300 moveq r3, #0
- 800ecdc: b2db uxtb r3, r3
- 800ecde: e008 b.n 800ecf2 <HAL_TIM_PWM_Start+0x9e>
- 800ece0: 687b ldr r3, [r7, #4]
- 800ece2: f893 3043 ldrb.w r3, [r3, #67] @ 0x43
- 800ece6: b2db uxtb r3, r3
- 800ece8: 2b01 cmp r3, #1
- 800ecea: bf14 ite ne
- 800ecec: 2301 movne r3, #1
- 800ecee: 2300 moveq r3, #0
- 800ecf0: b2db uxtb r3, r3
- 800ecf2: 2b00 cmp r3, #0
- 800ecf4: d001 beq.n 800ecfa <HAL_TIM_PWM_Start+0xa6>
- {
- return HAL_ERROR;
- 800ecf6: 2301 movs r3, #1
- 800ecf8: e0a1 b.n 800ee3e <HAL_TIM_PWM_Start+0x1ea>
- }
- /* Set the TIM channel state */
- TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
- 800ecfa: 683b ldr r3, [r7, #0]
- 800ecfc: 2b00 cmp r3, #0
- 800ecfe: d104 bne.n 800ed0a <HAL_TIM_PWM_Start+0xb6>
- 800ed00: 687b ldr r3, [r7, #4]
- 800ed02: 2202 movs r2, #2
- 800ed04: f883 203e strb.w r2, [r3, #62] @ 0x3e
- 800ed08: e023 b.n 800ed52 <HAL_TIM_PWM_Start+0xfe>
- 800ed0a: 683b ldr r3, [r7, #0]
- 800ed0c: 2b04 cmp r3, #4
- 800ed0e: d104 bne.n 800ed1a <HAL_TIM_PWM_Start+0xc6>
- 800ed10: 687b ldr r3, [r7, #4]
- 800ed12: 2202 movs r2, #2
- 800ed14: f883 203f strb.w r2, [r3, #63] @ 0x3f
- 800ed18: e01b b.n 800ed52 <HAL_TIM_PWM_Start+0xfe>
- 800ed1a: 683b ldr r3, [r7, #0]
- 800ed1c: 2b08 cmp r3, #8
- 800ed1e: d104 bne.n 800ed2a <HAL_TIM_PWM_Start+0xd6>
- 800ed20: 687b ldr r3, [r7, #4]
- 800ed22: 2202 movs r2, #2
- 800ed24: f883 2040 strb.w r2, [r3, #64] @ 0x40
- 800ed28: e013 b.n 800ed52 <HAL_TIM_PWM_Start+0xfe>
- 800ed2a: 683b ldr r3, [r7, #0]
- 800ed2c: 2b0c cmp r3, #12
- 800ed2e: d104 bne.n 800ed3a <HAL_TIM_PWM_Start+0xe6>
- 800ed30: 687b ldr r3, [r7, #4]
- 800ed32: 2202 movs r2, #2
- 800ed34: f883 2041 strb.w r2, [r3, #65] @ 0x41
- 800ed38: e00b b.n 800ed52 <HAL_TIM_PWM_Start+0xfe>
- 800ed3a: 683b ldr r3, [r7, #0]
- 800ed3c: 2b10 cmp r3, #16
- 800ed3e: d104 bne.n 800ed4a <HAL_TIM_PWM_Start+0xf6>
- 800ed40: 687b ldr r3, [r7, #4]
- 800ed42: 2202 movs r2, #2
- 800ed44: f883 2042 strb.w r2, [r3, #66] @ 0x42
- 800ed48: e003 b.n 800ed52 <HAL_TIM_PWM_Start+0xfe>
- 800ed4a: 687b ldr r3, [r7, #4]
- 800ed4c: 2202 movs r2, #2
- 800ed4e: f883 2043 strb.w r2, [r3, #67] @ 0x43
- /* Enable the Capture compare channel */
- TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
- 800ed52: 687b ldr r3, [r7, #4]
- 800ed54: 681b ldr r3, [r3, #0]
- 800ed56: 2201 movs r2, #1
- 800ed58: 6839 ldr r1, [r7, #0]
- 800ed5a: 4618 mov r0, r3
- 800ed5c: f001 fc60 bl 8010620 <TIM_CCxChannelCmd>
- if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
- 800ed60: 687b ldr r3, [r7, #4]
- 800ed62: 681b ldr r3, [r3, #0]
- 800ed64: 4a38 ldr r2, [pc, #224] @ (800ee48 <HAL_TIM_PWM_Start+0x1f4>)
- 800ed66: 4293 cmp r3, r2
- 800ed68: d013 beq.n 800ed92 <HAL_TIM_PWM_Start+0x13e>
- 800ed6a: 687b ldr r3, [r7, #4]
- 800ed6c: 681b ldr r3, [r3, #0]
- 800ed6e: 4a37 ldr r2, [pc, #220] @ (800ee4c <HAL_TIM_PWM_Start+0x1f8>)
- 800ed70: 4293 cmp r3, r2
- 800ed72: d00e beq.n 800ed92 <HAL_TIM_PWM_Start+0x13e>
- 800ed74: 687b ldr r3, [r7, #4]
- 800ed76: 681b ldr r3, [r3, #0]
- 800ed78: 4a35 ldr r2, [pc, #212] @ (800ee50 <HAL_TIM_PWM_Start+0x1fc>)
- 800ed7a: 4293 cmp r3, r2
- 800ed7c: d009 beq.n 800ed92 <HAL_TIM_PWM_Start+0x13e>
- 800ed7e: 687b ldr r3, [r7, #4]
- 800ed80: 681b ldr r3, [r3, #0]
- 800ed82: 4a34 ldr r2, [pc, #208] @ (800ee54 <HAL_TIM_PWM_Start+0x200>)
- 800ed84: 4293 cmp r3, r2
- 800ed86: d004 beq.n 800ed92 <HAL_TIM_PWM_Start+0x13e>
- 800ed88: 687b ldr r3, [r7, #4]
- 800ed8a: 681b ldr r3, [r3, #0]
- 800ed8c: 4a32 ldr r2, [pc, #200] @ (800ee58 <HAL_TIM_PWM_Start+0x204>)
- 800ed8e: 4293 cmp r3, r2
- 800ed90: d101 bne.n 800ed96 <HAL_TIM_PWM_Start+0x142>
- 800ed92: 2301 movs r3, #1
- 800ed94: e000 b.n 800ed98 <HAL_TIM_PWM_Start+0x144>
- 800ed96: 2300 movs r3, #0
- 800ed98: 2b00 cmp r3, #0
- 800ed9a: d007 beq.n 800edac <HAL_TIM_PWM_Start+0x158>
- {
- /* Enable the main output */
- __HAL_TIM_MOE_ENABLE(htim);
- 800ed9c: 687b ldr r3, [r7, #4]
- 800ed9e: 681b ldr r3, [r3, #0]
- 800eda0: 6c5a ldr r2, [r3, #68] @ 0x44
- 800eda2: 687b ldr r3, [r7, #4]
- 800eda4: 681b ldr r3, [r3, #0]
- 800eda6: f442 4200 orr.w r2, r2, #32768 @ 0x8000
- 800edaa: 645a str r2, [r3, #68] @ 0x44
- }
- /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
- if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
- 800edac: 687b ldr r3, [r7, #4]
- 800edae: 681b ldr r3, [r3, #0]
- 800edb0: 4a25 ldr r2, [pc, #148] @ (800ee48 <HAL_TIM_PWM_Start+0x1f4>)
- 800edb2: 4293 cmp r3, r2
- 800edb4: d022 beq.n 800edfc <HAL_TIM_PWM_Start+0x1a8>
- 800edb6: 687b ldr r3, [r7, #4]
- 800edb8: 681b ldr r3, [r3, #0]
- 800edba: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800edbe: d01d beq.n 800edfc <HAL_TIM_PWM_Start+0x1a8>
- 800edc0: 687b ldr r3, [r7, #4]
- 800edc2: 681b ldr r3, [r3, #0]
- 800edc4: 4a25 ldr r2, [pc, #148] @ (800ee5c <HAL_TIM_PWM_Start+0x208>)
- 800edc6: 4293 cmp r3, r2
- 800edc8: d018 beq.n 800edfc <HAL_TIM_PWM_Start+0x1a8>
- 800edca: 687b ldr r3, [r7, #4]
- 800edcc: 681b ldr r3, [r3, #0]
- 800edce: 4a24 ldr r2, [pc, #144] @ (800ee60 <HAL_TIM_PWM_Start+0x20c>)
- 800edd0: 4293 cmp r3, r2
- 800edd2: d013 beq.n 800edfc <HAL_TIM_PWM_Start+0x1a8>
- 800edd4: 687b ldr r3, [r7, #4]
- 800edd6: 681b ldr r3, [r3, #0]
- 800edd8: 4a22 ldr r2, [pc, #136] @ (800ee64 <HAL_TIM_PWM_Start+0x210>)
- 800edda: 4293 cmp r3, r2
- 800eddc: d00e beq.n 800edfc <HAL_TIM_PWM_Start+0x1a8>
- 800edde: 687b ldr r3, [r7, #4]
- 800ede0: 681b ldr r3, [r3, #0]
- 800ede2: 4a1a ldr r2, [pc, #104] @ (800ee4c <HAL_TIM_PWM_Start+0x1f8>)
- 800ede4: 4293 cmp r3, r2
- 800ede6: d009 beq.n 800edfc <HAL_TIM_PWM_Start+0x1a8>
- 800ede8: 687b ldr r3, [r7, #4]
- 800edea: 681b ldr r3, [r3, #0]
- 800edec: 4a1e ldr r2, [pc, #120] @ (800ee68 <HAL_TIM_PWM_Start+0x214>)
- 800edee: 4293 cmp r3, r2
- 800edf0: d004 beq.n 800edfc <HAL_TIM_PWM_Start+0x1a8>
- 800edf2: 687b ldr r3, [r7, #4]
- 800edf4: 681b ldr r3, [r3, #0]
- 800edf6: 4a16 ldr r2, [pc, #88] @ (800ee50 <HAL_TIM_PWM_Start+0x1fc>)
- 800edf8: 4293 cmp r3, r2
- 800edfa: d115 bne.n 800ee28 <HAL_TIM_PWM_Start+0x1d4>
- {
- tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
- 800edfc: 687b ldr r3, [r7, #4]
- 800edfe: 681b ldr r3, [r3, #0]
- 800ee00: 689a ldr r2, [r3, #8]
- 800ee02: 4b1a ldr r3, [pc, #104] @ (800ee6c <HAL_TIM_PWM_Start+0x218>)
- 800ee04: 4013 ands r3, r2
- 800ee06: 60fb str r3, [r7, #12]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800ee08: 68fb ldr r3, [r7, #12]
- 800ee0a: 2b06 cmp r3, #6
- 800ee0c: d015 beq.n 800ee3a <HAL_TIM_PWM_Start+0x1e6>
- 800ee0e: 68fb ldr r3, [r7, #12]
- 800ee10: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800ee14: d011 beq.n 800ee3a <HAL_TIM_PWM_Start+0x1e6>
- {
- __HAL_TIM_ENABLE(htim);
- 800ee16: 687b ldr r3, [r7, #4]
- 800ee18: 681b ldr r3, [r3, #0]
- 800ee1a: 681a ldr r2, [r3, #0]
- 800ee1c: 687b ldr r3, [r7, #4]
- 800ee1e: 681b ldr r3, [r3, #0]
- 800ee20: f042 0201 orr.w r2, r2, #1
- 800ee24: 601a str r2, [r3, #0]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800ee26: e008 b.n 800ee3a <HAL_TIM_PWM_Start+0x1e6>
- }
- }
- else
- {
- __HAL_TIM_ENABLE(htim);
- 800ee28: 687b ldr r3, [r7, #4]
- 800ee2a: 681b ldr r3, [r3, #0]
- 800ee2c: 681a ldr r2, [r3, #0]
- 800ee2e: 687b ldr r3, [r7, #4]
- 800ee30: 681b ldr r3, [r3, #0]
- 800ee32: f042 0201 orr.w r2, r2, #1
- 800ee36: 601a str r2, [r3, #0]
- 800ee38: e000 b.n 800ee3c <HAL_TIM_PWM_Start+0x1e8>
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800ee3a: bf00 nop
- }
- /* Return function status */
- return HAL_OK;
- 800ee3c: 2300 movs r3, #0
- }
- 800ee3e: 4618 mov r0, r3
- 800ee40: 3710 adds r7, #16
- 800ee42: 46bd mov sp, r7
- 800ee44: bd80 pop {r7, pc}
- 800ee46: bf00 nop
- 800ee48: 40010000 .word 0x40010000
- 800ee4c: 40010400 .word 0x40010400
- 800ee50: 40014000 .word 0x40014000
- 800ee54: 40014400 .word 0x40014400
- 800ee58: 40014800 .word 0x40014800
- 800ee5c: 40000400 .word 0x40000400
- 800ee60: 40000800 .word 0x40000800
- 800ee64: 40000c00 .word 0x40000c00
- 800ee68: 40001800 .word 0x40001800
- 800ee6c: 00010007 .word 0x00010007
- 0800ee70 <HAL_TIM_PWM_Stop>:
- * @arg TIM_CHANNEL_5: TIM Channel 5 selected
- * @arg TIM_CHANNEL_6: TIM Channel 6 selected
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
- {
- 800ee70: b580 push {r7, lr}
- 800ee72: b082 sub sp, #8
- 800ee74: af00 add r7, sp, #0
- 800ee76: 6078 str r0, [r7, #4]
- 800ee78: 6039 str r1, [r7, #0]
- /* Check the parameters */
- assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
- /* Disable the Capture compare channel */
- TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
- 800ee7a: 687b ldr r3, [r7, #4]
- 800ee7c: 681b ldr r3, [r3, #0]
- 800ee7e: 2200 movs r2, #0
- 800ee80: 6839 ldr r1, [r7, #0]
- 800ee82: 4618 mov r0, r3
- 800ee84: f001 fbcc bl 8010620 <TIM_CCxChannelCmd>
- if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
- 800ee88: 687b ldr r3, [r7, #4]
- 800ee8a: 681b ldr r3, [r3, #0]
- 800ee8c: 4a3e ldr r2, [pc, #248] @ (800ef88 <HAL_TIM_PWM_Stop+0x118>)
- 800ee8e: 4293 cmp r3, r2
- 800ee90: d013 beq.n 800eeba <HAL_TIM_PWM_Stop+0x4a>
- 800ee92: 687b ldr r3, [r7, #4]
- 800ee94: 681b ldr r3, [r3, #0]
- 800ee96: 4a3d ldr r2, [pc, #244] @ (800ef8c <HAL_TIM_PWM_Stop+0x11c>)
- 800ee98: 4293 cmp r3, r2
- 800ee9a: d00e beq.n 800eeba <HAL_TIM_PWM_Stop+0x4a>
- 800ee9c: 687b ldr r3, [r7, #4]
- 800ee9e: 681b ldr r3, [r3, #0]
- 800eea0: 4a3b ldr r2, [pc, #236] @ (800ef90 <HAL_TIM_PWM_Stop+0x120>)
- 800eea2: 4293 cmp r3, r2
- 800eea4: d009 beq.n 800eeba <HAL_TIM_PWM_Stop+0x4a>
- 800eea6: 687b ldr r3, [r7, #4]
- 800eea8: 681b ldr r3, [r3, #0]
- 800eeaa: 4a3a ldr r2, [pc, #232] @ (800ef94 <HAL_TIM_PWM_Stop+0x124>)
- 800eeac: 4293 cmp r3, r2
- 800eeae: d004 beq.n 800eeba <HAL_TIM_PWM_Stop+0x4a>
- 800eeb0: 687b ldr r3, [r7, #4]
- 800eeb2: 681b ldr r3, [r3, #0]
- 800eeb4: 4a38 ldr r2, [pc, #224] @ (800ef98 <HAL_TIM_PWM_Stop+0x128>)
- 800eeb6: 4293 cmp r3, r2
- 800eeb8: d101 bne.n 800eebe <HAL_TIM_PWM_Stop+0x4e>
- 800eeba: 2301 movs r3, #1
- 800eebc: e000 b.n 800eec0 <HAL_TIM_PWM_Stop+0x50>
- 800eebe: 2300 movs r3, #0
- 800eec0: 2b00 cmp r3, #0
- 800eec2: d017 beq.n 800eef4 <HAL_TIM_PWM_Stop+0x84>
- {
- /* Disable the Main Output */
- __HAL_TIM_MOE_DISABLE(htim);
- 800eec4: 687b ldr r3, [r7, #4]
- 800eec6: 681b ldr r3, [r3, #0]
- 800eec8: 6a1a ldr r2, [r3, #32]
- 800eeca: f241 1311 movw r3, #4369 @ 0x1111
- 800eece: 4013 ands r3, r2
- 800eed0: 2b00 cmp r3, #0
- 800eed2: d10f bne.n 800eef4 <HAL_TIM_PWM_Stop+0x84>
- 800eed4: 687b ldr r3, [r7, #4]
- 800eed6: 681b ldr r3, [r3, #0]
- 800eed8: 6a1a ldr r2, [r3, #32]
- 800eeda: f240 4344 movw r3, #1092 @ 0x444
- 800eede: 4013 ands r3, r2
- 800eee0: 2b00 cmp r3, #0
- 800eee2: d107 bne.n 800eef4 <HAL_TIM_PWM_Stop+0x84>
- 800eee4: 687b ldr r3, [r7, #4]
- 800eee6: 681b ldr r3, [r3, #0]
- 800eee8: 6c5a ldr r2, [r3, #68] @ 0x44
- 800eeea: 687b ldr r3, [r7, #4]
- 800eeec: 681b ldr r3, [r3, #0]
- 800eeee: f422 4200 bic.w r2, r2, #32768 @ 0x8000
- 800eef2: 645a str r2, [r3, #68] @ 0x44
- }
- /* Disable the Peripheral */
- __HAL_TIM_DISABLE(htim);
- 800eef4: 687b ldr r3, [r7, #4]
- 800eef6: 681b ldr r3, [r3, #0]
- 800eef8: 6a1a ldr r2, [r3, #32]
- 800eefa: f241 1311 movw r3, #4369 @ 0x1111
- 800eefe: 4013 ands r3, r2
- 800ef00: 2b00 cmp r3, #0
- 800ef02: d10f bne.n 800ef24 <HAL_TIM_PWM_Stop+0xb4>
- 800ef04: 687b ldr r3, [r7, #4]
- 800ef06: 681b ldr r3, [r3, #0]
- 800ef08: 6a1a ldr r2, [r3, #32]
- 800ef0a: f240 4344 movw r3, #1092 @ 0x444
- 800ef0e: 4013 ands r3, r2
- 800ef10: 2b00 cmp r3, #0
- 800ef12: d107 bne.n 800ef24 <HAL_TIM_PWM_Stop+0xb4>
- 800ef14: 687b ldr r3, [r7, #4]
- 800ef16: 681b ldr r3, [r3, #0]
- 800ef18: 681a ldr r2, [r3, #0]
- 800ef1a: 687b ldr r3, [r7, #4]
- 800ef1c: 681b ldr r3, [r3, #0]
- 800ef1e: f022 0201 bic.w r2, r2, #1
- 800ef22: 601a str r2, [r3, #0]
- /* Set the TIM channel state */
- TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
- 800ef24: 683b ldr r3, [r7, #0]
- 800ef26: 2b00 cmp r3, #0
- 800ef28: d104 bne.n 800ef34 <HAL_TIM_PWM_Stop+0xc4>
- 800ef2a: 687b ldr r3, [r7, #4]
- 800ef2c: 2201 movs r2, #1
- 800ef2e: f883 203e strb.w r2, [r3, #62] @ 0x3e
- 800ef32: e023 b.n 800ef7c <HAL_TIM_PWM_Stop+0x10c>
- 800ef34: 683b ldr r3, [r7, #0]
- 800ef36: 2b04 cmp r3, #4
- 800ef38: d104 bne.n 800ef44 <HAL_TIM_PWM_Stop+0xd4>
- 800ef3a: 687b ldr r3, [r7, #4]
- 800ef3c: 2201 movs r2, #1
- 800ef3e: f883 203f strb.w r2, [r3, #63] @ 0x3f
- 800ef42: e01b b.n 800ef7c <HAL_TIM_PWM_Stop+0x10c>
- 800ef44: 683b ldr r3, [r7, #0]
- 800ef46: 2b08 cmp r3, #8
- 800ef48: d104 bne.n 800ef54 <HAL_TIM_PWM_Stop+0xe4>
- 800ef4a: 687b ldr r3, [r7, #4]
- 800ef4c: 2201 movs r2, #1
- 800ef4e: f883 2040 strb.w r2, [r3, #64] @ 0x40
- 800ef52: e013 b.n 800ef7c <HAL_TIM_PWM_Stop+0x10c>
- 800ef54: 683b ldr r3, [r7, #0]
- 800ef56: 2b0c cmp r3, #12
- 800ef58: d104 bne.n 800ef64 <HAL_TIM_PWM_Stop+0xf4>
- 800ef5a: 687b ldr r3, [r7, #4]
- 800ef5c: 2201 movs r2, #1
- 800ef5e: f883 2041 strb.w r2, [r3, #65] @ 0x41
- 800ef62: e00b b.n 800ef7c <HAL_TIM_PWM_Stop+0x10c>
- 800ef64: 683b ldr r3, [r7, #0]
- 800ef66: 2b10 cmp r3, #16
- 800ef68: d104 bne.n 800ef74 <HAL_TIM_PWM_Stop+0x104>
- 800ef6a: 687b ldr r3, [r7, #4]
- 800ef6c: 2201 movs r2, #1
- 800ef6e: f883 2042 strb.w r2, [r3, #66] @ 0x42
- 800ef72: e003 b.n 800ef7c <HAL_TIM_PWM_Stop+0x10c>
- 800ef74: 687b ldr r3, [r7, #4]
- 800ef76: 2201 movs r2, #1
- 800ef78: f883 2043 strb.w r2, [r3, #67] @ 0x43
- /* Return function status */
- return HAL_OK;
- 800ef7c: 2300 movs r3, #0
- }
- 800ef7e: 4618 mov r0, r3
- 800ef80: 3708 adds r7, #8
- 800ef82: 46bd mov sp, r7
- 800ef84: bd80 pop {r7, pc}
- 800ef86: bf00 nop
- 800ef88: 40010000 .word 0x40010000
- 800ef8c: 40010400 .word 0x40010400
- 800ef90: 40014000 .word 0x40014000
- 800ef94: 40014400 .word 0x40014400
- 800ef98: 40014800 .word 0x40014800
- 0800ef9c <HAL_TIM_IC_Init>:
- * Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
- * @param htim TIM Input Capture handle
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
- {
- 800ef9c: b580 push {r7, lr}
- 800ef9e: b082 sub sp, #8
- 800efa0: af00 add r7, sp, #0
- 800efa2: 6078 str r0, [r7, #4]
- /* Check the TIM handle allocation */
- if (htim == NULL)
- 800efa4: 687b ldr r3, [r7, #4]
- 800efa6: 2b00 cmp r3, #0
- 800efa8: d101 bne.n 800efae <HAL_TIM_IC_Init+0x12>
- {
- return HAL_ERROR;
- 800efaa: 2301 movs r3, #1
- 800efac: e049 b.n 800f042 <HAL_TIM_IC_Init+0xa6>
- assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
- assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
- assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
- assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
- if (htim->State == HAL_TIM_STATE_RESET)
- 800efae: 687b ldr r3, [r7, #4]
- 800efb0: f893 303d ldrb.w r3, [r3, #61] @ 0x3d
- 800efb4: b2db uxtb r3, r3
- 800efb6: 2b00 cmp r3, #0
- 800efb8: d106 bne.n 800efc8 <HAL_TIM_IC_Init+0x2c>
- {
- /* Allocate lock resource and initialize it */
- htim->Lock = HAL_UNLOCKED;
- 800efba: 687b ldr r3, [r7, #4]
- 800efbc: 2200 movs r2, #0
- 800efbe: f883 203c strb.w r2, [r3, #60] @ 0x3c
- }
- /* Init the low level hardware : GPIO, CLOCK, NVIC */
- htim->IC_MspInitCallback(htim);
- #else
- /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
- HAL_TIM_IC_MspInit(htim);
- 800efc2: 6878 ldr r0, [r7, #4]
- 800efc4: f000 f841 bl 800f04a <HAL_TIM_IC_MspInit>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- /* Set the TIM state */
- htim->State = HAL_TIM_STATE_BUSY;
- 800efc8: 687b ldr r3, [r7, #4]
- 800efca: 2202 movs r2, #2
- 800efcc: f883 203d strb.w r2, [r3, #61] @ 0x3d
- /* Init the base time for the input capture */
- TIM_Base_SetConfig(htim->Instance, &htim->Init);
- 800efd0: 687b ldr r3, [r7, #4]
- 800efd2: 681a ldr r2, [r3, #0]
- 800efd4: 687b ldr r3, [r7, #4]
- 800efd6: 3304 adds r3, #4
- 800efd8: 4619 mov r1, r3
- 800efda: 4610 mov r0, r2
- 800efdc: f000 fddc bl 800fb98 <TIM_Base_SetConfig>
- /* Initialize the DMA burst operation state */
- htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
- 800efe0: 687b ldr r3, [r7, #4]
- 800efe2: 2201 movs r2, #1
- 800efe4: f883 2048 strb.w r2, [r3, #72] @ 0x48
- /* Initialize the TIM channels state */
- TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
- 800efe8: 687b ldr r3, [r7, #4]
- 800efea: 2201 movs r2, #1
- 800efec: f883 203e strb.w r2, [r3, #62] @ 0x3e
- 800eff0: 687b ldr r3, [r7, #4]
- 800eff2: 2201 movs r2, #1
- 800eff4: f883 203f strb.w r2, [r3, #63] @ 0x3f
- 800eff8: 687b ldr r3, [r7, #4]
- 800effa: 2201 movs r2, #1
- 800effc: f883 2040 strb.w r2, [r3, #64] @ 0x40
- 800f000: 687b ldr r3, [r7, #4]
- 800f002: 2201 movs r2, #1
- 800f004: f883 2041 strb.w r2, [r3, #65] @ 0x41
- 800f008: 687b ldr r3, [r7, #4]
- 800f00a: 2201 movs r2, #1
- 800f00c: f883 2042 strb.w r2, [r3, #66] @ 0x42
- 800f010: 687b ldr r3, [r7, #4]
- 800f012: 2201 movs r2, #1
- 800f014: f883 2043 strb.w r2, [r3, #67] @ 0x43
- TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
- 800f018: 687b ldr r3, [r7, #4]
- 800f01a: 2201 movs r2, #1
- 800f01c: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 800f020: 687b ldr r3, [r7, #4]
- 800f022: 2201 movs r2, #1
- 800f024: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 800f028: 687b ldr r3, [r7, #4]
- 800f02a: 2201 movs r2, #1
- 800f02c: f883 2046 strb.w r2, [r3, #70] @ 0x46
- 800f030: 687b ldr r3, [r7, #4]
- 800f032: 2201 movs r2, #1
- 800f034: f883 2047 strb.w r2, [r3, #71] @ 0x47
- /* Initialize the TIM state*/
- htim->State = HAL_TIM_STATE_READY;
- 800f038: 687b ldr r3, [r7, #4]
- 800f03a: 2201 movs r2, #1
- 800f03c: f883 203d strb.w r2, [r3, #61] @ 0x3d
- return HAL_OK;
- 800f040: 2300 movs r3, #0
- }
- 800f042: 4618 mov r0, r3
- 800f044: 3708 adds r7, #8
- 800f046: 46bd mov sp, r7
- 800f048: bd80 pop {r7, pc}
- 0800f04a <HAL_TIM_IC_MspInit>:
- * @brief Initializes the TIM Input Capture MSP.
- * @param htim TIM Input Capture handle
- * @retval None
- */
- __weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
- {
- 800f04a: b480 push {r7}
- 800f04c: b083 sub sp, #12
- 800f04e: af00 add r7, sp, #0
- 800f050: 6078 str r0, [r7, #4]
- UNUSED(htim);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_TIM_IC_MspInit could be implemented in the user file
- */
- }
- 800f052: bf00 nop
- 800f054: 370c adds r7, #12
- 800f056: 46bd mov sp, r7
- 800f058: f85d 7b04 ldr.w r7, [sp], #4
- 800f05c: 4770 bx lr
- ...
- 0800f060 <HAL_TIM_IC_Start_IT>:
- * @arg TIM_CHANNEL_3: TIM Channel 3 selected
- * @arg TIM_CHANNEL_4: TIM Channel 4 selected
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
- {
- 800f060: b580 push {r7, lr}
- 800f062: b084 sub sp, #16
- 800f064: af00 add r7, sp, #0
- 800f066: 6078 str r0, [r7, #4]
- 800f068: 6039 str r1, [r7, #0]
- HAL_StatusTypeDef status = HAL_OK;
- 800f06a: 2300 movs r3, #0
- 800f06c: 73fb strb r3, [r7, #15]
- uint32_t tmpsmcr;
- HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
- 800f06e: 683b ldr r3, [r7, #0]
- 800f070: 2b00 cmp r3, #0
- 800f072: d104 bne.n 800f07e <HAL_TIM_IC_Start_IT+0x1e>
- 800f074: 687b ldr r3, [r7, #4]
- 800f076: f893 303e ldrb.w r3, [r3, #62] @ 0x3e
- 800f07a: b2db uxtb r3, r3
- 800f07c: e023 b.n 800f0c6 <HAL_TIM_IC_Start_IT+0x66>
- 800f07e: 683b ldr r3, [r7, #0]
- 800f080: 2b04 cmp r3, #4
- 800f082: d104 bne.n 800f08e <HAL_TIM_IC_Start_IT+0x2e>
- 800f084: 687b ldr r3, [r7, #4]
- 800f086: f893 303f ldrb.w r3, [r3, #63] @ 0x3f
- 800f08a: b2db uxtb r3, r3
- 800f08c: e01b b.n 800f0c6 <HAL_TIM_IC_Start_IT+0x66>
- 800f08e: 683b ldr r3, [r7, #0]
- 800f090: 2b08 cmp r3, #8
- 800f092: d104 bne.n 800f09e <HAL_TIM_IC_Start_IT+0x3e>
- 800f094: 687b ldr r3, [r7, #4]
- 800f096: f893 3040 ldrb.w r3, [r3, #64] @ 0x40
- 800f09a: b2db uxtb r3, r3
- 800f09c: e013 b.n 800f0c6 <HAL_TIM_IC_Start_IT+0x66>
- 800f09e: 683b ldr r3, [r7, #0]
- 800f0a0: 2b0c cmp r3, #12
- 800f0a2: d104 bne.n 800f0ae <HAL_TIM_IC_Start_IT+0x4e>
- 800f0a4: 687b ldr r3, [r7, #4]
- 800f0a6: f893 3041 ldrb.w r3, [r3, #65] @ 0x41
- 800f0aa: b2db uxtb r3, r3
- 800f0ac: e00b b.n 800f0c6 <HAL_TIM_IC_Start_IT+0x66>
- 800f0ae: 683b ldr r3, [r7, #0]
- 800f0b0: 2b10 cmp r3, #16
- 800f0b2: d104 bne.n 800f0be <HAL_TIM_IC_Start_IT+0x5e>
- 800f0b4: 687b ldr r3, [r7, #4]
- 800f0b6: f893 3042 ldrb.w r3, [r3, #66] @ 0x42
- 800f0ba: b2db uxtb r3, r3
- 800f0bc: e003 b.n 800f0c6 <HAL_TIM_IC_Start_IT+0x66>
- 800f0be: 687b ldr r3, [r7, #4]
- 800f0c0: f893 3043 ldrb.w r3, [r3, #67] @ 0x43
- 800f0c4: b2db uxtb r3, r3
- 800f0c6: 73bb strb r3, [r7, #14]
- HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
- 800f0c8: 683b ldr r3, [r7, #0]
- 800f0ca: 2b00 cmp r3, #0
- 800f0cc: d104 bne.n 800f0d8 <HAL_TIM_IC_Start_IT+0x78>
- 800f0ce: 687b ldr r3, [r7, #4]
- 800f0d0: f893 3044 ldrb.w r3, [r3, #68] @ 0x44
- 800f0d4: b2db uxtb r3, r3
- 800f0d6: e013 b.n 800f100 <HAL_TIM_IC_Start_IT+0xa0>
- 800f0d8: 683b ldr r3, [r7, #0]
- 800f0da: 2b04 cmp r3, #4
- 800f0dc: d104 bne.n 800f0e8 <HAL_TIM_IC_Start_IT+0x88>
- 800f0de: 687b ldr r3, [r7, #4]
- 800f0e0: f893 3045 ldrb.w r3, [r3, #69] @ 0x45
- 800f0e4: b2db uxtb r3, r3
- 800f0e6: e00b b.n 800f100 <HAL_TIM_IC_Start_IT+0xa0>
- 800f0e8: 683b ldr r3, [r7, #0]
- 800f0ea: 2b08 cmp r3, #8
- 800f0ec: d104 bne.n 800f0f8 <HAL_TIM_IC_Start_IT+0x98>
- 800f0ee: 687b ldr r3, [r7, #4]
- 800f0f0: f893 3046 ldrb.w r3, [r3, #70] @ 0x46
- 800f0f4: b2db uxtb r3, r3
- 800f0f6: e003 b.n 800f100 <HAL_TIM_IC_Start_IT+0xa0>
- 800f0f8: 687b ldr r3, [r7, #4]
- 800f0fa: f893 3047 ldrb.w r3, [r3, #71] @ 0x47
- 800f0fe: b2db uxtb r3, r3
- 800f100: 737b strb r3, [r7, #13]
- /* Check the parameters */
- assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
- /* Check the TIM channel state */
- if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
- 800f102: 7bbb ldrb r3, [r7, #14]
- 800f104: 2b01 cmp r3, #1
- 800f106: d102 bne.n 800f10e <HAL_TIM_IC_Start_IT+0xae>
- || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
- 800f108: 7b7b ldrb r3, [r7, #13]
- 800f10a: 2b01 cmp r3, #1
- 800f10c: d001 beq.n 800f112 <HAL_TIM_IC_Start_IT+0xb2>
- {
- return HAL_ERROR;
- 800f10e: 2301 movs r3, #1
- 800f110: e0e2 b.n 800f2d8 <HAL_TIM_IC_Start_IT+0x278>
- }
- /* Set the TIM channel state */
- TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
- 800f112: 683b ldr r3, [r7, #0]
- 800f114: 2b00 cmp r3, #0
- 800f116: d104 bne.n 800f122 <HAL_TIM_IC_Start_IT+0xc2>
- 800f118: 687b ldr r3, [r7, #4]
- 800f11a: 2202 movs r2, #2
- 800f11c: f883 203e strb.w r2, [r3, #62] @ 0x3e
- 800f120: e023 b.n 800f16a <HAL_TIM_IC_Start_IT+0x10a>
- 800f122: 683b ldr r3, [r7, #0]
- 800f124: 2b04 cmp r3, #4
- 800f126: d104 bne.n 800f132 <HAL_TIM_IC_Start_IT+0xd2>
- 800f128: 687b ldr r3, [r7, #4]
- 800f12a: 2202 movs r2, #2
- 800f12c: f883 203f strb.w r2, [r3, #63] @ 0x3f
- 800f130: e01b b.n 800f16a <HAL_TIM_IC_Start_IT+0x10a>
- 800f132: 683b ldr r3, [r7, #0]
- 800f134: 2b08 cmp r3, #8
- 800f136: d104 bne.n 800f142 <HAL_TIM_IC_Start_IT+0xe2>
- 800f138: 687b ldr r3, [r7, #4]
- 800f13a: 2202 movs r2, #2
- 800f13c: f883 2040 strb.w r2, [r3, #64] @ 0x40
- 800f140: e013 b.n 800f16a <HAL_TIM_IC_Start_IT+0x10a>
- 800f142: 683b ldr r3, [r7, #0]
- 800f144: 2b0c cmp r3, #12
- 800f146: d104 bne.n 800f152 <HAL_TIM_IC_Start_IT+0xf2>
- 800f148: 687b ldr r3, [r7, #4]
- 800f14a: 2202 movs r2, #2
- 800f14c: f883 2041 strb.w r2, [r3, #65] @ 0x41
- 800f150: e00b b.n 800f16a <HAL_TIM_IC_Start_IT+0x10a>
- 800f152: 683b ldr r3, [r7, #0]
- 800f154: 2b10 cmp r3, #16
- 800f156: d104 bne.n 800f162 <HAL_TIM_IC_Start_IT+0x102>
- 800f158: 687b ldr r3, [r7, #4]
- 800f15a: 2202 movs r2, #2
- 800f15c: f883 2042 strb.w r2, [r3, #66] @ 0x42
- 800f160: e003 b.n 800f16a <HAL_TIM_IC_Start_IT+0x10a>
- 800f162: 687b ldr r3, [r7, #4]
- 800f164: 2202 movs r2, #2
- 800f166: f883 2043 strb.w r2, [r3, #67] @ 0x43
- TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
- 800f16a: 683b ldr r3, [r7, #0]
- 800f16c: 2b00 cmp r3, #0
- 800f16e: d104 bne.n 800f17a <HAL_TIM_IC_Start_IT+0x11a>
- 800f170: 687b ldr r3, [r7, #4]
- 800f172: 2202 movs r2, #2
- 800f174: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 800f178: e013 b.n 800f1a2 <HAL_TIM_IC_Start_IT+0x142>
- 800f17a: 683b ldr r3, [r7, #0]
- 800f17c: 2b04 cmp r3, #4
- 800f17e: d104 bne.n 800f18a <HAL_TIM_IC_Start_IT+0x12a>
- 800f180: 687b ldr r3, [r7, #4]
- 800f182: 2202 movs r2, #2
- 800f184: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 800f188: e00b b.n 800f1a2 <HAL_TIM_IC_Start_IT+0x142>
- 800f18a: 683b ldr r3, [r7, #0]
- 800f18c: 2b08 cmp r3, #8
- 800f18e: d104 bne.n 800f19a <HAL_TIM_IC_Start_IT+0x13a>
- 800f190: 687b ldr r3, [r7, #4]
- 800f192: 2202 movs r2, #2
- 800f194: f883 2046 strb.w r2, [r3, #70] @ 0x46
- 800f198: e003 b.n 800f1a2 <HAL_TIM_IC_Start_IT+0x142>
- 800f19a: 687b ldr r3, [r7, #4]
- 800f19c: 2202 movs r2, #2
- 800f19e: f883 2047 strb.w r2, [r3, #71] @ 0x47
- switch (Channel)
- 800f1a2: 683b ldr r3, [r7, #0]
- 800f1a4: 2b0c cmp r3, #12
- 800f1a6: d841 bhi.n 800f22c <HAL_TIM_IC_Start_IT+0x1cc>
- 800f1a8: a201 add r2, pc, #4 @ (adr r2, 800f1b0 <HAL_TIM_IC_Start_IT+0x150>)
- 800f1aa: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800f1ae: bf00 nop
- 800f1b0: 0800f1e5 .word 0x0800f1e5
- 800f1b4: 0800f22d .word 0x0800f22d
- 800f1b8: 0800f22d .word 0x0800f22d
- 800f1bc: 0800f22d .word 0x0800f22d
- 800f1c0: 0800f1f7 .word 0x0800f1f7
- 800f1c4: 0800f22d .word 0x0800f22d
- 800f1c8: 0800f22d .word 0x0800f22d
- 800f1cc: 0800f22d .word 0x0800f22d
- 800f1d0: 0800f209 .word 0x0800f209
- 800f1d4: 0800f22d .word 0x0800f22d
- 800f1d8: 0800f22d .word 0x0800f22d
- 800f1dc: 0800f22d .word 0x0800f22d
- 800f1e0: 0800f21b .word 0x0800f21b
- {
- case TIM_CHANNEL_1:
- {
- /* Enable the TIM Capture/Compare 1 interrupt */
- __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
- 800f1e4: 687b ldr r3, [r7, #4]
- 800f1e6: 681b ldr r3, [r3, #0]
- 800f1e8: 68da ldr r2, [r3, #12]
- 800f1ea: 687b ldr r3, [r7, #4]
- 800f1ec: 681b ldr r3, [r3, #0]
- 800f1ee: f042 0202 orr.w r2, r2, #2
- 800f1f2: 60da str r2, [r3, #12]
- break;
- 800f1f4: e01d b.n 800f232 <HAL_TIM_IC_Start_IT+0x1d2>
- }
- case TIM_CHANNEL_2:
- {
- /* Enable the TIM Capture/Compare 2 interrupt */
- __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
- 800f1f6: 687b ldr r3, [r7, #4]
- 800f1f8: 681b ldr r3, [r3, #0]
- 800f1fa: 68da ldr r2, [r3, #12]
- 800f1fc: 687b ldr r3, [r7, #4]
- 800f1fe: 681b ldr r3, [r3, #0]
- 800f200: f042 0204 orr.w r2, r2, #4
- 800f204: 60da str r2, [r3, #12]
- break;
- 800f206: e014 b.n 800f232 <HAL_TIM_IC_Start_IT+0x1d2>
- }
- case TIM_CHANNEL_3:
- {
- /* Enable the TIM Capture/Compare 3 interrupt */
- __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
- 800f208: 687b ldr r3, [r7, #4]
- 800f20a: 681b ldr r3, [r3, #0]
- 800f20c: 68da ldr r2, [r3, #12]
- 800f20e: 687b ldr r3, [r7, #4]
- 800f210: 681b ldr r3, [r3, #0]
- 800f212: f042 0208 orr.w r2, r2, #8
- 800f216: 60da str r2, [r3, #12]
- break;
- 800f218: e00b b.n 800f232 <HAL_TIM_IC_Start_IT+0x1d2>
- }
- case TIM_CHANNEL_4:
- {
- /* Enable the TIM Capture/Compare 4 interrupt */
- __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
- 800f21a: 687b ldr r3, [r7, #4]
- 800f21c: 681b ldr r3, [r3, #0]
- 800f21e: 68da ldr r2, [r3, #12]
- 800f220: 687b ldr r3, [r7, #4]
- 800f222: 681b ldr r3, [r3, #0]
- 800f224: f042 0210 orr.w r2, r2, #16
- 800f228: 60da str r2, [r3, #12]
- break;
- 800f22a: e002 b.n 800f232 <HAL_TIM_IC_Start_IT+0x1d2>
- }
- default:
- status = HAL_ERROR;
- 800f22c: 2301 movs r3, #1
- 800f22e: 73fb strb r3, [r7, #15]
- break;
- 800f230: bf00 nop
- }
- if (status == HAL_OK)
- 800f232: 7bfb ldrb r3, [r7, #15]
- 800f234: 2b00 cmp r3, #0
- 800f236: d14e bne.n 800f2d6 <HAL_TIM_IC_Start_IT+0x276>
- {
- /* Enable the Input Capture channel */
- TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
- 800f238: 687b ldr r3, [r7, #4]
- 800f23a: 681b ldr r3, [r3, #0]
- 800f23c: 2201 movs r2, #1
- 800f23e: 6839 ldr r1, [r7, #0]
- 800f240: 4618 mov r0, r3
- 800f242: f001 f9ed bl 8010620 <TIM_CCxChannelCmd>
- /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
- if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
- 800f246: 687b ldr r3, [r7, #4]
- 800f248: 681b ldr r3, [r3, #0]
- 800f24a: 4a25 ldr r2, [pc, #148] @ (800f2e0 <HAL_TIM_IC_Start_IT+0x280>)
- 800f24c: 4293 cmp r3, r2
- 800f24e: d022 beq.n 800f296 <HAL_TIM_IC_Start_IT+0x236>
- 800f250: 687b ldr r3, [r7, #4]
- 800f252: 681b ldr r3, [r3, #0]
- 800f254: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800f258: d01d beq.n 800f296 <HAL_TIM_IC_Start_IT+0x236>
- 800f25a: 687b ldr r3, [r7, #4]
- 800f25c: 681b ldr r3, [r3, #0]
- 800f25e: 4a21 ldr r2, [pc, #132] @ (800f2e4 <HAL_TIM_IC_Start_IT+0x284>)
- 800f260: 4293 cmp r3, r2
- 800f262: d018 beq.n 800f296 <HAL_TIM_IC_Start_IT+0x236>
- 800f264: 687b ldr r3, [r7, #4]
- 800f266: 681b ldr r3, [r3, #0]
- 800f268: 4a1f ldr r2, [pc, #124] @ (800f2e8 <HAL_TIM_IC_Start_IT+0x288>)
- 800f26a: 4293 cmp r3, r2
- 800f26c: d013 beq.n 800f296 <HAL_TIM_IC_Start_IT+0x236>
- 800f26e: 687b ldr r3, [r7, #4]
- 800f270: 681b ldr r3, [r3, #0]
- 800f272: 4a1e ldr r2, [pc, #120] @ (800f2ec <HAL_TIM_IC_Start_IT+0x28c>)
- 800f274: 4293 cmp r3, r2
- 800f276: d00e beq.n 800f296 <HAL_TIM_IC_Start_IT+0x236>
- 800f278: 687b ldr r3, [r7, #4]
- 800f27a: 681b ldr r3, [r3, #0]
- 800f27c: 4a1c ldr r2, [pc, #112] @ (800f2f0 <HAL_TIM_IC_Start_IT+0x290>)
- 800f27e: 4293 cmp r3, r2
- 800f280: d009 beq.n 800f296 <HAL_TIM_IC_Start_IT+0x236>
- 800f282: 687b ldr r3, [r7, #4]
- 800f284: 681b ldr r3, [r3, #0]
- 800f286: 4a1b ldr r2, [pc, #108] @ (800f2f4 <HAL_TIM_IC_Start_IT+0x294>)
- 800f288: 4293 cmp r3, r2
- 800f28a: d004 beq.n 800f296 <HAL_TIM_IC_Start_IT+0x236>
- 800f28c: 687b ldr r3, [r7, #4]
- 800f28e: 681b ldr r3, [r3, #0]
- 800f290: 4a19 ldr r2, [pc, #100] @ (800f2f8 <HAL_TIM_IC_Start_IT+0x298>)
- 800f292: 4293 cmp r3, r2
- 800f294: d115 bne.n 800f2c2 <HAL_TIM_IC_Start_IT+0x262>
- {
- tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
- 800f296: 687b ldr r3, [r7, #4]
- 800f298: 681b ldr r3, [r3, #0]
- 800f29a: 689a ldr r2, [r3, #8]
- 800f29c: 4b17 ldr r3, [pc, #92] @ (800f2fc <HAL_TIM_IC_Start_IT+0x29c>)
- 800f29e: 4013 ands r3, r2
- 800f2a0: 60bb str r3, [r7, #8]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800f2a2: 68bb ldr r3, [r7, #8]
- 800f2a4: 2b06 cmp r3, #6
- 800f2a6: d015 beq.n 800f2d4 <HAL_TIM_IC_Start_IT+0x274>
- 800f2a8: 68bb ldr r3, [r7, #8]
- 800f2aa: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 800f2ae: d011 beq.n 800f2d4 <HAL_TIM_IC_Start_IT+0x274>
- {
- __HAL_TIM_ENABLE(htim);
- 800f2b0: 687b ldr r3, [r7, #4]
- 800f2b2: 681b ldr r3, [r3, #0]
- 800f2b4: 681a ldr r2, [r3, #0]
- 800f2b6: 687b ldr r3, [r7, #4]
- 800f2b8: 681b ldr r3, [r3, #0]
- 800f2ba: f042 0201 orr.w r2, r2, #1
- 800f2be: 601a str r2, [r3, #0]
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800f2c0: e008 b.n 800f2d4 <HAL_TIM_IC_Start_IT+0x274>
- }
- }
- else
- {
- __HAL_TIM_ENABLE(htim);
- 800f2c2: 687b ldr r3, [r7, #4]
- 800f2c4: 681b ldr r3, [r3, #0]
- 800f2c6: 681a ldr r2, [r3, #0]
- 800f2c8: 687b ldr r3, [r7, #4]
- 800f2ca: 681b ldr r3, [r3, #0]
- 800f2cc: f042 0201 orr.w r2, r2, #1
- 800f2d0: 601a str r2, [r3, #0]
- 800f2d2: e000 b.n 800f2d6 <HAL_TIM_IC_Start_IT+0x276>
- if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
- 800f2d4: bf00 nop
- }
- }
- /* Return function status */
- return status;
- 800f2d6: 7bfb ldrb r3, [r7, #15]
- }
- 800f2d8: 4618 mov r0, r3
- 800f2da: 3710 adds r7, #16
- 800f2dc: 46bd mov sp, r7
- 800f2de: bd80 pop {r7, pc}
- 800f2e0: 40010000 .word 0x40010000
- 800f2e4: 40000400 .word 0x40000400
- 800f2e8: 40000800 .word 0x40000800
- 800f2ec: 40000c00 .word 0x40000c00
- 800f2f0: 40010400 .word 0x40010400
- 800f2f4: 40001800 .word 0x40001800
- 800f2f8: 40014000 .word 0x40014000
- 800f2fc: 00010007 .word 0x00010007
- 0800f300 <HAL_TIM_IRQHandler>:
- * @brief This function handles TIM interrupts requests.
- * @param htim TIM handle
- * @retval None
- */
- void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
- {
- 800f300: b580 push {r7, lr}
- 800f302: b084 sub sp, #16
- 800f304: af00 add r7, sp, #0
- 800f306: 6078 str r0, [r7, #4]
- uint32_t itsource = htim->Instance->DIER;
- 800f308: 687b ldr r3, [r7, #4]
- 800f30a: 681b ldr r3, [r3, #0]
- 800f30c: 68db ldr r3, [r3, #12]
- 800f30e: 60fb str r3, [r7, #12]
- uint32_t itflag = htim->Instance->SR;
- 800f310: 687b ldr r3, [r7, #4]
- 800f312: 681b ldr r3, [r3, #0]
- 800f314: 691b ldr r3, [r3, #16]
- 800f316: 60bb str r3, [r7, #8]
- /* Capture compare 1 event */
- if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
- 800f318: 68bb ldr r3, [r7, #8]
- 800f31a: f003 0302 and.w r3, r3, #2
- 800f31e: 2b00 cmp r3, #0
- 800f320: d020 beq.n 800f364 <HAL_TIM_IRQHandler+0x64>
- {
- if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
- 800f322: 68fb ldr r3, [r7, #12]
- 800f324: f003 0302 and.w r3, r3, #2
- 800f328: 2b00 cmp r3, #0
- 800f32a: d01b beq.n 800f364 <HAL_TIM_IRQHandler+0x64>
- {
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
- 800f32c: 687b ldr r3, [r7, #4]
- 800f32e: 681b ldr r3, [r3, #0]
- 800f330: f06f 0202 mvn.w r2, #2
- 800f334: 611a str r2, [r3, #16]
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
- 800f336: 687b ldr r3, [r7, #4]
- 800f338: 2201 movs r2, #1
- 800f33a: 771a strb r2, [r3, #28]
- /* Input capture event */
- if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
- 800f33c: 687b ldr r3, [r7, #4]
- 800f33e: 681b ldr r3, [r3, #0]
- 800f340: 699b ldr r3, [r3, #24]
- 800f342: f003 0303 and.w r3, r3, #3
- 800f346: 2b00 cmp r3, #0
- 800f348: d003 beq.n 800f352 <HAL_TIM_IRQHandler+0x52>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->IC_CaptureCallback(htim);
- #else
- HAL_TIM_IC_CaptureCallback(htim);
- 800f34a: 6878 ldr r0, [r7, #4]
- 800f34c: f7f2 faf8 bl 8001940 <HAL_TIM_IC_CaptureCallback>
- 800f350: e005 b.n 800f35e <HAL_TIM_IRQHandler+0x5e>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->OC_DelayElapsedCallback(htim);
- htim->PWM_PulseFinishedCallback(htim);
- #else
- HAL_TIM_OC_DelayElapsedCallback(htim);
- 800f352: 6878 ldr r0, [r7, #4]
- 800f354: f000 fbc8 bl 800fae8 <HAL_TIM_OC_DelayElapsedCallback>
- HAL_TIM_PWM_PulseFinishedCallback(htim);
- 800f358: 6878 ldr r0, [r7, #4]
- 800f35a: f000 fbcf bl 800fafc <HAL_TIM_PWM_PulseFinishedCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
- 800f35e: 687b ldr r3, [r7, #4]
- 800f360: 2200 movs r2, #0
- 800f362: 771a strb r2, [r3, #28]
- }
- }
- }
- /* Capture compare 2 event */
- if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
- 800f364: 68bb ldr r3, [r7, #8]
- 800f366: f003 0304 and.w r3, r3, #4
- 800f36a: 2b00 cmp r3, #0
- 800f36c: d020 beq.n 800f3b0 <HAL_TIM_IRQHandler+0xb0>
- {
- if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
- 800f36e: 68fb ldr r3, [r7, #12]
- 800f370: f003 0304 and.w r3, r3, #4
- 800f374: 2b00 cmp r3, #0
- 800f376: d01b beq.n 800f3b0 <HAL_TIM_IRQHandler+0xb0>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
- 800f378: 687b ldr r3, [r7, #4]
- 800f37a: 681b ldr r3, [r3, #0]
- 800f37c: f06f 0204 mvn.w r2, #4
- 800f380: 611a str r2, [r3, #16]
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
- 800f382: 687b ldr r3, [r7, #4]
- 800f384: 2202 movs r2, #2
- 800f386: 771a strb r2, [r3, #28]
- /* Input capture event */
- if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
- 800f388: 687b ldr r3, [r7, #4]
- 800f38a: 681b ldr r3, [r3, #0]
- 800f38c: 699b ldr r3, [r3, #24]
- 800f38e: f403 7340 and.w r3, r3, #768 @ 0x300
- 800f392: 2b00 cmp r3, #0
- 800f394: d003 beq.n 800f39e <HAL_TIM_IRQHandler+0x9e>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->IC_CaptureCallback(htim);
- #else
- HAL_TIM_IC_CaptureCallback(htim);
- 800f396: 6878 ldr r0, [r7, #4]
- 800f398: f7f2 fad2 bl 8001940 <HAL_TIM_IC_CaptureCallback>
- 800f39c: e005 b.n 800f3aa <HAL_TIM_IRQHandler+0xaa>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->OC_DelayElapsedCallback(htim);
- htim->PWM_PulseFinishedCallback(htim);
- #else
- HAL_TIM_OC_DelayElapsedCallback(htim);
- 800f39e: 6878 ldr r0, [r7, #4]
- 800f3a0: f000 fba2 bl 800fae8 <HAL_TIM_OC_DelayElapsedCallback>
- HAL_TIM_PWM_PulseFinishedCallback(htim);
- 800f3a4: 6878 ldr r0, [r7, #4]
- 800f3a6: f000 fba9 bl 800fafc <HAL_TIM_PWM_PulseFinishedCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
- 800f3aa: 687b ldr r3, [r7, #4]
- 800f3ac: 2200 movs r2, #0
- 800f3ae: 771a strb r2, [r3, #28]
- }
- }
- /* Capture compare 3 event */
- if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
- 800f3b0: 68bb ldr r3, [r7, #8]
- 800f3b2: f003 0308 and.w r3, r3, #8
- 800f3b6: 2b00 cmp r3, #0
- 800f3b8: d020 beq.n 800f3fc <HAL_TIM_IRQHandler+0xfc>
- {
- if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
- 800f3ba: 68fb ldr r3, [r7, #12]
- 800f3bc: f003 0308 and.w r3, r3, #8
- 800f3c0: 2b00 cmp r3, #0
- 800f3c2: d01b beq.n 800f3fc <HAL_TIM_IRQHandler+0xfc>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
- 800f3c4: 687b ldr r3, [r7, #4]
- 800f3c6: 681b ldr r3, [r3, #0]
- 800f3c8: f06f 0208 mvn.w r2, #8
- 800f3cc: 611a str r2, [r3, #16]
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
- 800f3ce: 687b ldr r3, [r7, #4]
- 800f3d0: 2204 movs r2, #4
- 800f3d2: 771a strb r2, [r3, #28]
- /* Input capture event */
- if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
- 800f3d4: 687b ldr r3, [r7, #4]
- 800f3d6: 681b ldr r3, [r3, #0]
- 800f3d8: 69db ldr r3, [r3, #28]
- 800f3da: f003 0303 and.w r3, r3, #3
- 800f3de: 2b00 cmp r3, #0
- 800f3e0: d003 beq.n 800f3ea <HAL_TIM_IRQHandler+0xea>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->IC_CaptureCallback(htim);
- #else
- HAL_TIM_IC_CaptureCallback(htim);
- 800f3e2: 6878 ldr r0, [r7, #4]
- 800f3e4: f7f2 faac bl 8001940 <HAL_TIM_IC_CaptureCallback>
- 800f3e8: e005 b.n 800f3f6 <HAL_TIM_IRQHandler+0xf6>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->OC_DelayElapsedCallback(htim);
- htim->PWM_PulseFinishedCallback(htim);
- #else
- HAL_TIM_OC_DelayElapsedCallback(htim);
- 800f3ea: 6878 ldr r0, [r7, #4]
- 800f3ec: f000 fb7c bl 800fae8 <HAL_TIM_OC_DelayElapsedCallback>
- HAL_TIM_PWM_PulseFinishedCallback(htim);
- 800f3f0: 6878 ldr r0, [r7, #4]
- 800f3f2: f000 fb83 bl 800fafc <HAL_TIM_PWM_PulseFinishedCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
- 800f3f6: 687b ldr r3, [r7, #4]
- 800f3f8: 2200 movs r2, #0
- 800f3fa: 771a strb r2, [r3, #28]
- }
- }
- /* Capture compare 4 event */
- if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
- 800f3fc: 68bb ldr r3, [r7, #8]
- 800f3fe: f003 0310 and.w r3, r3, #16
- 800f402: 2b00 cmp r3, #0
- 800f404: d020 beq.n 800f448 <HAL_TIM_IRQHandler+0x148>
- {
- if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
- 800f406: 68fb ldr r3, [r7, #12]
- 800f408: f003 0310 and.w r3, r3, #16
- 800f40c: 2b00 cmp r3, #0
- 800f40e: d01b beq.n 800f448 <HAL_TIM_IRQHandler+0x148>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
- 800f410: 687b ldr r3, [r7, #4]
- 800f412: 681b ldr r3, [r3, #0]
- 800f414: f06f 0210 mvn.w r2, #16
- 800f418: 611a str r2, [r3, #16]
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
- 800f41a: 687b ldr r3, [r7, #4]
- 800f41c: 2208 movs r2, #8
- 800f41e: 771a strb r2, [r3, #28]
- /* Input capture event */
- if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
- 800f420: 687b ldr r3, [r7, #4]
- 800f422: 681b ldr r3, [r3, #0]
- 800f424: 69db ldr r3, [r3, #28]
- 800f426: f403 7340 and.w r3, r3, #768 @ 0x300
- 800f42a: 2b00 cmp r3, #0
- 800f42c: d003 beq.n 800f436 <HAL_TIM_IRQHandler+0x136>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->IC_CaptureCallback(htim);
- #else
- HAL_TIM_IC_CaptureCallback(htim);
- 800f42e: 6878 ldr r0, [r7, #4]
- 800f430: f7f2 fa86 bl 8001940 <HAL_TIM_IC_CaptureCallback>
- 800f434: e005 b.n 800f442 <HAL_TIM_IRQHandler+0x142>
- {
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->OC_DelayElapsedCallback(htim);
- htim->PWM_PulseFinishedCallback(htim);
- #else
- HAL_TIM_OC_DelayElapsedCallback(htim);
- 800f436: 6878 ldr r0, [r7, #4]
- 800f438: f000 fb56 bl 800fae8 <HAL_TIM_OC_DelayElapsedCallback>
- HAL_TIM_PWM_PulseFinishedCallback(htim);
- 800f43c: 6878 ldr r0, [r7, #4]
- 800f43e: f000 fb5d bl 800fafc <HAL_TIM_PWM_PulseFinishedCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
- 800f442: 687b ldr r3, [r7, #4]
- 800f444: 2200 movs r2, #0
- 800f446: 771a strb r2, [r3, #28]
- }
- }
- /* TIM Update event */
- if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
- 800f448: 68bb ldr r3, [r7, #8]
- 800f44a: f003 0301 and.w r3, r3, #1
- 800f44e: 2b00 cmp r3, #0
- 800f450: d00c beq.n 800f46c <HAL_TIM_IRQHandler+0x16c>
- {
- if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
- 800f452: 68fb ldr r3, [r7, #12]
- 800f454: f003 0301 and.w r3, r3, #1
- 800f458: 2b00 cmp r3, #0
- 800f45a: d007 beq.n 800f46c <HAL_TIM_IRQHandler+0x16c>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
- 800f45c: 687b ldr r3, [r7, #4]
- 800f45e: 681b ldr r3, [r3, #0]
- 800f460: f06f 0201 mvn.w r2, #1
- 800f464: 611a str r2, [r3, #16]
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->PeriodElapsedCallback(htim);
- #else
- HAL_TIM_PeriodElapsedCallback(htim);
- 800f466: 6878 ldr r0, [r7, #4]
- 800f468: f7f2 fc74 bl 8001d54 <HAL_TIM_PeriodElapsedCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- }
- /* TIM Break input event */
- if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
- 800f46c: 68bb ldr r3, [r7, #8]
- 800f46e: f003 0380 and.w r3, r3, #128 @ 0x80
- 800f472: 2b00 cmp r3, #0
- 800f474: d104 bne.n 800f480 <HAL_TIM_IRQHandler+0x180>
- ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
- 800f476: 68bb ldr r3, [r7, #8]
- 800f478: f403 5300 and.w r3, r3, #8192 @ 0x2000
- if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
- 800f47c: 2b00 cmp r3, #0
- 800f47e: d00c beq.n 800f49a <HAL_TIM_IRQHandler+0x19a>
- {
- if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
- 800f480: 68fb ldr r3, [r7, #12]
- 800f482: f003 0380 and.w r3, r3, #128 @ 0x80
- 800f486: 2b00 cmp r3, #0
- 800f488: d007 beq.n 800f49a <HAL_TIM_IRQHandler+0x19a>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
- 800f48a: 687b ldr r3, [r7, #4]
- 800f48c: 681b ldr r3, [r3, #0]
- 800f48e: f46f 5202 mvn.w r2, #8320 @ 0x2080
- 800f492: 611a str r2, [r3, #16]
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->BreakCallback(htim);
- #else
- HAL_TIMEx_BreakCallback(htim);
- 800f494: 6878 ldr r0, [r7, #4]
- 800f496: f001 f9ff bl 8010898 <HAL_TIMEx_BreakCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- }
- /* TIM Break2 input event */
- if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
- 800f49a: 68bb ldr r3, [r7, #8]
- 800f49c: f403 7380 and.w r3, r3, #256 @ 0x100
- 800f4a0: 2b00 cmp r3, #0
- 800f4a2: d00c beq.n 800f4be <HAL_TIM_IRQHandler+0x1be>
- {
- if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
- 800f4a4: 68fb ldr r3, [r7, #12]
- 800f4a6: f003 0380 and.w r3, r3, #128 @ 0x80
- 800f4aa: 2b00 cmp r3, #0
- 800f4ac: d007 beq.n 800f4be <HAL_TIM_IRQHandler+0x1be>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
- 800f4ae: 687b ldr r3, [r7, #4]
- 800f4b0: 681b ldr r3, [r3, #0]
- 800f4b2: f46f 7280 mvn.w r2, #256 @ 0x100
- 800f4b6: 611a str r2, [r3, #16]
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->Break2Callback(htim);
- #else
- HAL_TIMEx_Break2Callback(htim);
- 800f4b8: 6878 ldr r0, [r7, #4]
- 800f4ba: f001 f9f7 bl 80108ac <HAL_TIMEx_Break2Callback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- }
- /* TIM Trigger detection event */
- if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
- 800f4be: 68bb ldr r3, [r7, #8]
- 800f4c0: f003 0340 and.w r3, r3, #64 @ 0x40
- 800f4c4: 2b00 cmp r3, #0
- 800f4c6: d00c beq.n 800f4e2 <HAL_TIM_IRQHandler+0x1e2>
- {
- if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
- 800f4c8: 68fb ldr r3, [r7, #12]
- 800f4ca: f003 0340 and.w r3, r3, #64 @ 0x40
- 800f4ce: 2b00 cmp r3, #0
- 800f4d0: d007 beq.n 800f4e2 <HAL_TIM_IRQHandler+0x1e2>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
- 800f4d2: 687b ldr r3, [r7, #4]
- 800f4d4: 681b ldr r3, [r3, #0]
- 800f4d6: f06f 0240 mvn.w r2, #64 @ 0x40
- 800f4da: 611a str r2, [r3, #16]
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->TriggerCallback(htim);
- #else
- HAL_TIM_TriggerCallback(htim);
- 800f4dc: 6878 ldr r0, [r7, #4]
- 800f4de: f000 fb17 bl 800fb10 <HAL_TIM_TriggerCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- }
- /* TIM commutation event */
- if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
- 800f4e2: 68bb ldr r3, [r7, #8]
- 800f4e4: f003 0320 and.w r3, r3, #32
- 800f4e8: 2b00 cmp r3, #0
- 800f4ea: d00c beq.n 800f506 <HAL_TIM_IRQHandler+0x206>
- {
- if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
- 800f4ec: 68fb ldr r3, [r7, #12]
- 800f4ee: f003 0320 and.w r3, r3, #32
- 800f4f2: 2b00 cmp r3, #0
- 800f4f4: d007 beq.n 800f506 <HAL_TIM_IRQHandler+0x206>
- {
- __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
- 800f4f6: 687b ldr r3, [r7, #4]
- 800f4f8: 681b ldr r3, [r3, #0]
- 800f4fa: f06f 0220 mvn.w r2, #32
- 800f4fe: 611a str r2, [r3, #16]
- #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
- htim->CommutationCallback(htim);
- #else
- HAL_TIMEx_CommutCallback(htim);
- 800f500: 6878 ldr r0, [r7, #4]
- 800f502: f001 f9bf bl 8010884 <HAL_TIMEx_CommutCallback>
- #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
- }
- }
- }
- 800f506: bf00 nop
- 800f508: 3710 adds r7, #16
- 800f50a: 46bd mov sp, r7
- 800f50c: bd80 pop {r7, pc}
- 0800f50e <HAL_TIM_IC_ConfigChannel>:
- * @arg TIM_CHANNEL_3: TIM Channel 3 selected
- * @arg TIM_CHANNEL_4: TIM Channel 4 selected
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
- {
- 800f50e: b580 push {r7, lr}
- 800f510: b086 sub sp, #24
- 800f512: af00 add r7, sp, #0
- 800f514: 60f8 str r0, [r7, #12]
- 800f516: 60b9 str r1, [r7, #8]
- 800f518: 607a str r2, [r7, #4]
- HAL_StatusTypeDef status = HAL_OK;
- 800f51a: 2300 movs r3, #0
- 800f51c: 75fb strb r3, [r7, #23]
- assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
- assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
- assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
- /* Process Locked */
- __HAL_LOCK(htim);
- 800f51e: 68fb ldr r3, [r7, #12]
- 800f520: f893 303c ldrb.w r3, [r3, #60] @ 0x3c
- 800f524: 2b01 cmp r3, #1
- 800f526: d101 bne.n 800f52c <HAL_TIM_IC_ConfigChannel+0x1e>
- 800f528: 2302 movs r3, #2
- 800f52a: e088 b.n 800f63e <HAL_TIM_IC_ConfigChannel+0x130>
- 800f52c: 68fb ldr r3, [r7, #12]
- 800f52e: 2201 movs r2, #1
- 800f530: f883 203c strb.w r2, [r3, #60] @ 0x3c
- if (Channel == TIM_CHANNEL_1)
- 800f534: 687b ldr r3, [r7, #4]
- 800f536: 2b00 cmp r3, #0
- 800f538: d11b bne.n 800f572 <HAL_TIM_IC_ConfigChannel+0x64>
- {
- /* TI1 Configuration */
- TIM_TI1_SetConfig(htim->Instance,
- 800f53a: 68fb ldr r3, [r7, #12]
- 800f53c: 6818 ldr r0, [r3, #0]
- sConfig->ICPolarity,
- 800f53e: 68bb ldr r3, [r7, #8]
- 800f540: 6819 ldr r1, [r3, #0]
- sConfig->ICSelection,
- 800f542: 68bb ldr r3, [r7, #8]
- 800f544: 685a ldr r2, [r3, #4]
- sConfig->ICFilter);
- 800f546: 68bb ldr r3, [r7, #8]
- 800f548: 68db ldr r3, [r3, #12]
- TIM_TI1_SetConfig(htim->Instance,
- 800f54a: f000 fea1 bl 8010290 <TIM_TI1_SetConfig>
- /* Reset the IC1PSC Bits */
- htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
- 800f54e: 68fb ldr r3, [r7, #12]
- 800f550: 681b ldr r3, [r3, #0]
- 800f552: 699a ldr r2, [r3, #24]
- 800f554: 68fb ldr r3, [r7, #12]
- 800f556: 681b ldr r3, [r3, #0]
- 800f558: f022 020c bic.w r2, r2, #12
- 800f55c: 619a str r2, [r3, #24]
- /* Set the IC1PSC value */
- htim->Instance->CCMR1 |= sConfig->ICPrescaler;
- 800f55e: 68fb ldr r3, [r7, #12]
- 800f560: 681b ldr r3, [r3, #0]
- 800f562: 6999 ldr r1, [r3, #24]
- 800f564: 68bb ldr r3, [r7, #8]
- 800f566: 689a ldr r2, [r3, #8]
- 800f568: 68fb ldr r3, [r7, #12]
- 800f56a: 681b ldr r3, [r3, #0]
- 800f56c: 430a orrs r2, r1
- 800f56e: 619a str r2, [r3, #24]
- 800f570: e060 b.n 800f634 <HAL_TIM_IC_ConfigChannel+0x126>
- }
- else if (Channel == TIM_CHANNEL_2)
- 800f572: 687b ldr r3, [r7, #4]
- 800f574: 2b04 cmp r3, #4
- 800f576: d11c bne.n 800f5b2 <HAL_TIM_IC_ConfigChannel+0xa4>
- {
- /* TI2 Configuration */
- assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
- TIM_TI2_SetConfig(htim->Instance,
- 800f578: 68fb ldr r3, [r7, #12]
- 800f57a: 6818 ldr r0, [r3, #0]
- sConfig->ICPolarity,
- 800f57c: 68bb ldr r3, [r7, #8]
- 800f57e: 6819 ldr r1, [r3, #0]
- sConfig->ICSelection,
- 800f580: 68bb ldr r3, [r7, #8]
- 800f582: 685a ldr r2, [r3, #4]
- sConfig->ICFilter);
- 800f584: 68bb ldr r3, [r7, #8]
- 800f586: 68db ldr r3, [r3, #12]
- TIM_TI2_SetConfig(htim->Instance,
- 800f588: f000 ff25 bl 80103d6 <TIM_TI2_SetConfig>
- /* Reset the IC2PSC Bits */
- htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
- 800f58c: 68fb ldr r3, [r7, #12]
- 800f58e: 681b ldr r3, [r3, #0]
- 800f590: 699a ldr r2, [r3, #24]
- 800f592: 68fb ldr r3, [r7, #12]
- 800f594: 681b ldr r3, [r3, #0]
- 800f596: f422 6240 bic.w r2, r2, #3072 @ 0xc00
- 800f59a: 619a str r2, [r3, #24]
- /* Set the IC2PSC value */
- htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
- 800f59c: 68fb ldr r3, [r7, #12]
- 800f59e: 681b ldr r3, [r3, #0]
- 800f5a0: 6999 ldr r1, [r3, #24]
- 800f5a2: 68bb ldr r3, [r7, #8]
- 800f5a4: 689b ldr r3, [r3, #8]
- 800f5a6: 021a lsls r2, r3, #8
- 800f5a8: 68fb ldr r3, [r7, #12]
- 800f5aa: 681b ldr r3, [r3, #0]
- 800f5ac: 430a orrs r2, r1
- 800f5ae: 619a str r2, [r3, #24]
- 800f5b0: e040 b.n 800f634 <HAL_TIM_IC_ConfigChannel+0x126>
- }
- else if (Channel == TIM_CHANNEL_3)
- 800f5b2: 687b ldr r3, [r7, #4]
- 800f5b4: 2b08 cmp r3, #8
- 800f5b6: d11b bne.n 800f5f0 <HAL_TIM_IC_ConfigChannel+0xe2>
- {
- /* TI3 Configuration */
- assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
- TIM_TI3_SetConfig(htim->Instance,
- 800f5b8: 68fb ldr r3, [r7, #12]
- 800f5ba: 6818 ldr r0, [r3, #0]
- sConfig->ICPolarity,
- 800f5bc: 68bb ldr r3, [r7, #8]
- 800f5be: 6819 ldr r1, [r3, #0]
- sConfig->ICSelection,
- 800f5c0: 68bb ldr r3, [r7, #8]
- 800f5c2: 685a ldr r2, [r3, #4]
- sConfig->ICFilter);
- 800f5c4: 68bb ldr r3, [r7, #8]
- 800f5c6: 68db ldr r3, [r3, #12]
- TIM_TI3_SetConfig(htim->Instance,
- 800f5c8: f000 ff72 bl 80104b0 <TIM_TI3_SetConfig>
- /* Reset the IC3PSC Bits */
- htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
- 800f5cc: 68fb ldr r3, [r7, #12]
- 800f5ce: 681b ldr r3, [r3, #0]
- 800f5d0: 69da ldr r2, [r3, #28]
- 800f5d2: 68fb ldr r3, [r7, #12]
- 800f5d4: 681b ldr r3, [r3, #0]
- 800f5d6: f022 020c bic.w r2, r2, #12
- 800f5da: 61da str r2, [r3, #28]
- /* Set the IC3PSC value */
- htim->Instance->CCMR2 |= sConfig->ICPrescaler;
- 800f5dc: 68fb ldr r3, [r7, #12]
- 800f5de: 681b ldr r3, [r3, #0]
- 800f5e0: 69d9 ldr r1, [r3, #28]
- 800f5e2: 68bb ldr r3, [r7, #8]
- 800f5e4: 689a ldr r2, [r3, #8]
- 800f5e6: 68fb ldr r3, [r7, #12]
- 800f5e8: 681b ldr r3, [r3, #0]
- 800f5ea: 430a orrs r2, r1
- 800f5ec: 61da str r2, [r3, #28]
- 800f5ee: e021 b.n 800f634 <HAL_TIM_IC_ConfigChannel+0x126>
- }
- else if (Channel == TIM_CHANNEL_4)
- 800f5f0: 687b ldr r3, [r7, #4]
- 800f5f2: 2b0c cmp r3, #12
- 800f5f4: d11c bne.n 800f630 <HAL_TIM_IC_ConfigChannel+0x122>
- {
- /* TI4 Configuration */
- assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
- TIM_TI4_SetConfig(htim->Instance,
- 800f5f6: 68fb ldr r3, [r7, #12]
- 800f5f8: 6818 ldr r0, [r3, #0]
- sConfig->ICPolarity,
- 800f5fa: 68bb ldr r3, [r7, #8]
- 800f5fc: 6819 ldr r1, [r3, #0]
- sConfig->ICSelection,
- 800f5fe: 68bb ldr r3, [r7, #8]
- 800f600: 685a ldr r2, [r3, #4]
- sConfig->ICFilter);
- 800f602: 68bb ldr r3, [r7, #8]
- 800f604: 68db ldr r3, [r3, #12]
- TIM_TI4_SetConfig(htim->Instance,
- 800f606: f000 ff8f bl 8010528 <TIM_TI4_SetConfig>
- /* Reset the IC4PSC Bits */
- htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
- 800f60a: 68fb ldr r3, [r7, #12]
- 800f60c: 681b ldr r3, [r3, #0]
- 800f60e: 69da ldr r2, [r3, #28]
- 800f610: 68fb ldr r3, [r7, #12]
- 800f612: 681b ldr r3, [r3, #0]
- 800f614: f422 6240 bic.w r2, r2, #3072 @ 0xc00
- 800f618: 61da str r2, [r3, #28]
- /* Set the IC4PSC value */
- htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
- 800f61a: 68fb ldr r3, [r7, #12]
- 800f61c: 681b ldr r3, [r3, #0]
- 800f61e: 69d9 ldr r1, [r3, #28]
- 800f620: 68bb ldr r3, [r7, #8]
- 800f622: 689b ldr r3, [r3, #8]
- 800f624: 021a lsls r2, r3, #8
- 800f626: 68fb ldr r3, [r7, #12]
- 800f628: 681b ldr r3, [r3, #0]
- 800f62a: 430a orrs r2, r1
- 800f62c: 61da str r2, [r3, #28]
- 800f62e: e001 b.n 800f634 <HAL_TIM_IC_ConfigChannel+0x126>
- }
- else
- {
- status = HAL_ERROR;
- 800f630: 2301 movs r3, #1
- 800f632: 75fb strb r3, [r7, #23]
- }
- __HAL_UNLOCK(htim);
- 800f634: 68fb ldr r3, [r7, #12]
- 800f636: 2200 movs r2, #0
- 800f638: f883 203c strb.w r2, [r3, #60] @ 0x3c
- return status;
- 800f63c: 7dfb ldrb r3, [r7, #23]
- }
- 800f63e: 4618 mov r0, r3
- 800f640: 3718 adds r7, #24
- 800f642: 46bd mov sp, r7
- 800f644: bd80 pop {r7, pc}
- ...
- 0800f648 <HAL_TIM_PWM_ConfigChannel>:
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
- const TIM_OC_InitTypeDef *sConfig,
- uint32_t Channel)
- {
- 800f648: b580 push {r7, lr}
- 800f64a: b086 sub sp, #24
- 800f64c: af00 add r7, sp, #0
- 800f64e: 60f8 str r0, [r7, #12]
- 800f650: 60b9 str r1, [r7, #8]
- 800f652: 607a str r2, [r7, #4]
- HAL_StatusTypeDef status = HAL_OK;
- 800f654: 2300 movs r3, #0
- 800f656: 75fb strb r3, [r7, #23]
- assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
- assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
- assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
- /* Process Locked */
- __HAL_LOCK(htim);
- 800f658: 68fb ldr r3, [r7, #12]
- 800f65a: f893 303c ldrb.w r3, [r3, #60] @ 0x3c
- 800f65e: 2b01 cmp r3, #1
- 800f660: d101 bne.n 800f666 <HAL_TIM_PWM_ConfigChannel+0x1e>
- 800f662: 2302 movs r3, #2
- 800f664: e0ff b.n 800f866 <HAL_TIM_PWM_ConfigChannel+0x21e>
- 800f666: 68fb ldr r3, [r7, #12]
- 800f668: 2201 movs r2, #1
- 800f66a: f883 203c strb.w r2, [r3, #60] @ 0x3c
- switch (Channel)
- 800f66e: 687b ldr r3, [r7, #4]
- 800f670: 2b14 cmp r3, #20
- 800f672: f200 80f0 bhi.w 800f856 <HAL_TIM_PWM_ConfigChannel+0x20e>
- 800f676: a201 add r2, pc, #4 @ (adr r2, 800f67c <HAL_TIM_PWM_ConfigChannel+0x34>)
- 800f678: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800f67c: 0800f6d1 .word 0x0800f6d1
- 800f680: 0800f857 .word 0x0800f857
- 800f684: 0800f857 .word 0x0800f857
- 800f688: 0800f857 .word 0x0800f857
- 800f68c: 0800f711 .word 0x0800f711
- 800f690: 0800f857 .word 0x0800f857
- 800f694: 0800f857 .word 0x0800f857
- 800f698: 0800f857 .word 0x0800f857
- 800f69c: 0800f753 .word 0x0800f753
- 800f6a0: 0800f857 .word 0x0800f857
- 800f6a4: 0800f857 .word 0x0800f857
- 800f6a8: 0800f857 .word 0x0800f857
- 800f6ac: 0800f793 .word 0x0800f793
- 800f6b0: 0800f857 .word 0x0800f857
- 800f6b4: 0800f857 .word 0x0800f857
- 800f6b8: 0800f857 .word 0x0800f857
- 800f6bc: 0800f7d5 .word 0x0800f7d5
- 800f6c0: 0800f857 .word 0x0800f857
- 800f6c4: 0800f857 .word 0x0800f857
- 800f6c8: 0800f857 .word 0x0800f857
- 800f6cc: 0800f815 .word 0x0800f815
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
- /* Configure the Channel 1 in PWM mode */
- TIM_OC1_SetConfig(htim->Instance, sConfig);
- 800f6d0: 68fb ldr r3, [r7, #12]
- 800f6d2: 681b ldr r3, [r3, #0]
- 800f6d4: 68b9 ldr r1, [r7, #8]
- 800f6d6: 4618 mov r0, r3
- 800f6d8: f000 fb04 bl 800fce4 <TIM_OC1_SetConfig>
- /* Set the Preload enable bit for channel1 */
- htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
- 800f6dc: 68fb ldr r3, [r7, #12]
- 800f6de: 681b ldr r3, [r3, #0]
- 800f6e0: 699a ldr r2, [r3, #24]
- 800f6e2: 68fb ldr r3, [r7, #12]
- 800f6e4: 681b ldr r3, [r3, #0]
- 800f6e6: f042 0208 orr.w r2, r2, #8
- 800f6ea: 619a str r2, [r3, #24]
- /* Configure the Output Fast mode */
- htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
- 800f6ec: 68fb ldr r3, [r7, #12]
- 800f6ee: 681b ldr r3, [r3, #0]
- 800f6f0: 699a ldr r2, [r3, #24]
- 800f6f2: 68fb ldr r3, [r7, #12]
- 800f6f4: 681b ldr r3, [r3, #0]
- 800f6f6: f022 0204 bic.w r2, r2, #4
- 800f6fa: 619a str r2, [r3, #24]
- htim->Instance->CCMR1 |= sConfig->OCFastMode;
- 800f6fc: 68fb ldr r3, [r7, #12]
- 800f6fe: 681b ldr r3, [r3, #0]
- 800f700: 6999 ldr r1, [r3, #24]
- 800f702: 68bb ldr r3, [r7, #8]
- 800f704: 691a ldr r2, [r3, #16]
- 800f706: 68fb ldr r3, [r7, #12]
- 800f708: 681b ldr r3, [r3, #0]
- 800f70a: 430a orrs r2, r1
- 800f70c: 619a str r2, [r3, #24]
- break;
- 800f70e: e0a5 b.n 800f85c <HAL_TIM_PWM_ConfigChannel+0x214>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
- /* Configure the Channel 2 in PWM mode */
- TIM_OC2_SetConfig(htim->Instance, sConfig);
- 800f710: 68fb ldr r3, [r7, #12]
- 800f712: 681b ldr r3, [r3, #0]
- 800f714: 68b9 ldr r1, [r7, #8]
- 800f716: 4618 mov r0, r3
- 800f718: f000 fb74 bl 800fe04 <TIM_OC2_SetConfig>
- /* Set the Preload enable bit for channel2 */
- htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
- 800f71c: 68fb ldr r3, [r7, #12]
- 800f71e: 681b ldr r3, [r3, #0]
- 800f720: 699a ldr r2, [r3, #24]
- 800f722: 68fb ldr r3, [r7, #12]
- 800f724: 681b ldr r3, [r3, #0]
- 800f726: f442 6200 orr.w r2, r2, #2048 @ 0x800
- 800f72a: 619a str r2, [r3, #24]
- /* Configure the Output Fast mode */
- htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
- 800f72c: 68fb ldr r3, [r7, #12]
- 800f72e: 681b ldr r3, [r3, #0]
- 800f730: 699a ldr r2, [r3, #24]
- 800f732: 68fb ldr r3, [r7, #12]
- 800f734: 681b ldr r3, [r3, #0]
- 800f736: f422 6280 bic.w r2, r2, #1024 @ 0x400
- 800f73a: 619a str r2, [r3, #24]
- htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
- 800f73c: 68fb ldr r3, [r7, #12]
- 800f73e: 681b ldr r3, [r3, #0]
- 800f740: 6999 ldr r1, [r3, #24]
- 800f742: 68bb ldr r3, [r7, #8]
- 800f744: 691b ldr r3, [r3, #16]
- 800f746: 021a lsls r2, r3, #8
- 800f748: 68fb ldr r3, [r7, #12]
- 800f74a: 681b ldr r3, [r3, #0]
- 800f74c: 430a orrs r2, r1
- 800f74e: 619a str r2, [r3, #24]
- break;
- 800f750: e084 b.n 800f85c <HAL_TIM_PWM_ConfigChannel+0x214>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
- /* Configure the Channel 3 in PWM mode */
- TIM_OC3_SetConfig(htim->Instance, sConfig);
- 800f752: 68fb ldr r3, [r7, #12]
- 800f754: 681b ldr r3, [r3, #0]
- 800f756: 68b9 ldr r1, [r7, #8]
- 800f758: 4618 mov r0, r3
- 800f75a: f000 fbdd bl 800ff18 <TIM_OC3_SetConfig>
- /* Set the Preload enable bit for channel3 */
- htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
- 800f75e: 68fb ldr r3, [r7, #12]
- 800f760: 681b ldr r3, [r3, #0]
- 800f762: 69da ldr r2, [r3, #28]
- 800f764: 68fb ldr r3, [r7, #12]
- 800f766: 681b ldr r3, [r3, #0]
- 800f768: f042 0208 orr.w r2, r2, #8
- 800f76c: 61da str r2, [r3, #28]
- /* Configure the Output Fast mode */
- htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
- 800f76e: 68fb ldr r3, [r7, #12]
- 800f770: 681b ldr r3, [r3, #0]
- 800f772: 69da ldr r2, [r3, #28]
- 800f774: 68fb ldr r3, [r7, #12]
- 800f776: 681b ldr r3, [r3, #0]
- 800f778: f022 0204 bic.w r2, r2, #4
- 800f77c: 61da str r2, [r3, #28]
- htim->Instance->CCMR2 |= sConfig->OCFastMode;
- 800f77e: 68fb ldr r3, [r7, #12]
- 800f780: 681b ldr r3, [r3, #0]
- 800f782: 69d9 ldr r1, [r3, #28]
- 800f784: 68bb ldr r3, [r7, #8]
- 800f786: 691a ldr r2, [r3, #16]
- 800f788: 68fb ldr r3, [r7, #12]
- 800f78a: 681b ldr r3, [r3, #0]
- 800f78c: 430a orrs r2, r1
- 800f78e: 61da str r2, [r3, #28]
- break;
- 800f790: e064 b.n 800f85c <HAL_TIM_PWM_ConfigChannel+0x214>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
- /* Configure the Channel 4 in PWM mode */
- TIM_OC4_SetConfig(htim->Instance, sConfig);
- 800f792: 68fb ldr r3, [r7, #12]
- 800f794: 681b ldr r3, [r3, #0]
- 800f796: 68b9 ldr r1, [r7, #8]
- 800f798: 4618 mov r0, r3
- 800f79a: f000 fc45 bl 8010028 <TIM_OC4_SetConfig>
- /* Set the Preload enable bit for channel4 */
- htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
- 800f79e: 68fb ldr r3, [r7, #12]
- 800f7a0: 681b ldr r3, [r3, #0]
- 800f7a2: 69da ldr r2, [r3, #28]
- 800f7a4: 68fb ldr r3, [r7, #12]
- 800f7a6: 681b ldr r3, [r3, #0]
- 800f7a8: f442 6200 orr.w r2, r2, #2048 @ 0x800
- 800f7ac: 61da str r2, [r3, #28]
- /* Configure the Output Fast mode */
- htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
- 800f7ae: 68fb ldr r3, [r7, #12]
- 800f7b0: 681b ldr r3, [r3, #0]
- 800f7b2: 69da ldr r2, [r3, #28]
- 800f7b4: 68fb ldr r3, [r7, #12]
- 800f7b6: 681b ldr r3, [r3, #0]
- 800f7b8: f422 6280 bic.w r2, r2, #1024 @ 0x400
- 800f7bc: 61da str r2, [r3, #28]
- htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
- 800f7be: 68fb ldr r3, [r7, #12]
- 800f7c0: 681b ldr r3, [r3, #0]
- 800f7c2: 69d9 ldr r1, [r3, #28]
- 800f7c4: 68bb ldr r3, [r7, #8]
- 800f7c6: 691b ldr r3, [r3, #16]
- 800f7c8: 021a lsls r2, r3, #8
- 800f7ca: 68fb ldr r3, [r7, #12]
- 800f7cc: 681b ldr r3, [r3, #0]
- 800f7ce: 430a orrs r2, r1
- 800f7d0: 61da str r2, [r3, #28]
- break;
- 800f7d2: e043 b.n 800f85c <HAL_TIM_PWM_ConfigChannel+0x214>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
- /* Configure the Channel 5 in PWM mode */
- TIM_OC5_SetConfig(htim->Instance, sConfig);
- 800f7d4: 68fb ldr r3, [r7, #12]
- 800f7d6: 681b ldr r3, [r3, #0]
- 800f7d8: 68b9 ldr r1, [r7, #8]
- 800f7da: 4618 mov r0, r3
- 800f7dc: f000 fc8e bl 80100fc <TIM_OC5_SetConfig>
- /* Set the Preload enable bit for channel5*/
- htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
- 800f7e0: 68fb ldr r3, [r7, #12]
- 800f7e2: 681b ldr r3, [r3, #0]
- 800f7e4: 6d5a ldr r2, [r3, #84] @ 0x54
- 800f7e6: 68fb ldr r3, [r7, #12]
- 800f7e8: 681b ldr r3, [r3, #0]
- 800f7ea: f042 0208 orr.w r2, r2, #8
- 800f7ee: 655a str r2, [r3, #84] @ 0x54
- /* Configure the Output Fast mode */
- htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
- 800f7f0: 68fb ldr r3, [r7, #12]
- 800f7f2: 681b ldr r3, [r3, #0]
- 800f7f4: 6d5a ldr r2, [r3, #84] @ 0x54
- 800f7f6: 68fb ldr r3, [r7, #12]
- 800f7f8: 681b ldr r3, [r3, #0]
- 800f7fa: f022 0204 bic.w r2, r2, #4
- 800f7fe: 655a str r2, [r3, #84] @ 0x54
- htim->Instance->CCMR3 |= sConfig->OCFastMode;
- 800f800: 68fb ldr r3, [r7, #12]
- 800f802: 681b ldr r3, [r3, #0]
- 800f804: 6d59 ldr r1, [r3, #84] @ 0x54
- 800f806: 68bb ldr r3, [r7, #8]
- 800f808: 691a ldr r2, [r3, #16]
- 800f80a: 68fb ldr r3, [r7, #12]
- 800f80c: 681b ldr r3, [r3, #0]
- 800f80e: 430a orrs r2, r1
- 800f810: 655a str r2, [r3, #84] @ 0x54
- break;
- 800f812: e023 b.n 800f85c <HAL_TIM_PWM_ConfigChannel+0x214>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
- /* Configure the Channel 6 in PWM mode */
- TIM_OC6_SetConfig(htim->Instance, sConfig);
- 800f814: 68fb ldr r3, [r7, #12]
- 800f816: 681b ldr r3, [r3, #0]
- 800f818: 68b9 ldr r1, [r7, #8]
- 800f81a: 4618 mov r0, r3
- 800f81c: f000 fcd2 bl 80101c4 <TIM_OC6_SetConfig>
- /* Set the Preload enable bit for channel6 */
- htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
- 800f820: 68fb ldr r3, [r7, #12]
- 800f822: 681b ldr r3, [r3, #0]
- 800f824: 6d5a ldr r2, [r3, #84] @ 0x54
- 800f826: 68fb ldr r3, [r7, #12]
- 800f828: 681b ldr r3, [r3, #0]
- 800f82a: f442 6200 orr.w r2, r2, #2048 @ 0x800
- 800f82e: 655a str r2, [r3, #84] @ 0x54
- /* Configure the Output Fast mode */
- htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
- 800f830: 68fb ldr r3, [r7, #12]
- 800f832: 681b ldr r3, [r3, #0]
- 800f834: 6d5a ldr r2, [r3, #84] @ 0x54
- 800f836: 68fb ldr r3, [r7, #12]
- 800f838: 681b ldr r3, [r3, #0]
- 800f83a: f422 6280 bic.w r2, r2, #1024 @ 0x400
- 800f83e: 655a str r2, [r3, #84] @ 0x54
- htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
- 800f840: 68fb ldr r3, [r7, #12]
- 800f842: 681b ldr r3, [r3, #0]
- 800f844: 6d59 ldr r1, [r3, #84] @ 0x54
- 800f846: 68bb ldr r3, [r7, #8]
- 800f848: 691b ldr r3, [r3, #16]
- 800f84a: 021a lsls r2, r3, #8
- 800f84c: 68fb ldr r3, [r7, #12]
- 800f84e: 681b ldr r3, [r3, #0]
- 800f850: 430a orrs r2, r1
- 800f852: 655a str r2, [r3, #84] @ 0x54
- break;
- 800f854: e002 b.n 800f85c <HAL_TIM_PWM_ConfigChannel+0x214>
- }
- default:
- status = HAL_ERROR;
- 800f856: 2301 movs r3, #1
- 800f858: 75fb strb r3, [r7, #23]
- break;
- 800f85a: bf00 nop
- }
- __HAL_UNLOCK(htim);
- 800f85c: 68fb ldr r3, [r7, #12]
- 800f85e: 2200 movs r2, #0
- 800f860: f883 203c strb.w r2, [r3, #60] @ 0x3c
- return status;
- 800f864: 7dfb ldrb r3, [r7, #23]
- }
- 800f866: 4618 mov r0, r3
- 800f868: 3718 adds r7, #24
- 800f86a: 46bd mov sp, r7
- 800f86c: bd80 pop {r7, pc}
- 800f86e: bf00 nop
- 0800f870 <HAL_TIM_ConfigClockSource>:
- * @param sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
- * contains the clock source information for the TIM peripheral.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
- {
- 800f870: b580 push {r7, lr}
- 800f872: b084 sub sp, #16
- 800f874: af00 add r7, sp, #0
- 800f876: 6078 str r0, [r7, #4]
- 800f878: 6039 str r1, [r7, #0]
- HAL_StatusTypeDef status = HAL_OK;
- 800f87a: 2300 movs r3, #0
- 800f87c: 73fb strb r3, [r7, #15]
- uint32_t tmpsmcr;
- /* Process Locked */
- __HAL_LOCK(htim);
- 800f87e: 687b ldr r3, [r7, #4]
- 800f880: f893 303c ldrb.w r3, [r3, #60] @ 0x3c
- 800f884: 2b01 cmp r3, #1
- 800f886: d101 bne.n 800f88c <HAL_TIM_ConfigClockSource+0x1c>
- 800f888: 2302 movs r3, #2
- 800f88a: e0dc b.n 800fa46 <HAL_TIM_ConfigClockSource+0x1d6>
- 800f88c: 687b ldr r3, [r7, #4]
- 800f88e: 2201 movs r2, #1
- 800f890: f883 203c strb.w r2, [r3, #60] @ 0x3c
- htim->State = HAL_TIM_STATE_BUSY;
- 800f894: 687b ldr r3, [r7, #4]
- 800f896: 2202 movs r2, #2
- 800f898: f883 203d strb.w r2, [r3, #61] @ 0x3d
- /* Check the parameters */
- assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
- /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
- tmpsmcr = htim->Instance->SMCR;
- 800f89c: 687b ldr r3, [r7, #4]
- 800f89e: 681b ldr r3, [r3, #0]
- 800f8a0: 689b ldr r3, [r3, #8]
- 800f8a2: 60bb str r3, [r7, #8]
- tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
- 800f8a4: 68ba ldr r2, [r7, #8]
- 800f8a6: 4b6a ldr r3, [pc, #424] @ (800fa50 <HAL_TIM_ConfigClockSource+0x1e0>)
- 800f8a8: 4013 ands r3, r2
- 800f8aa: 60bb str r3, [r7, #8]
- tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
- 800f8ac: 68bb ldr r3, [r7, #8]
- 800f8ae: f423 437f bic.w r3, r3, #65280 @ 0xff00
- 800f8b2: 60bb str r3, [r7, #8]
- htim->Instance->SMCR = tmpsmcr;
- 800f8b4: 687b ldr r3, [r7, #4]
- 800f8b6: 681b ldr r3, [r3, #0]
- 800f8b8: 68ba ldr r2, [r7, #8]
- 800f8ba: 609a str r2, [r3, #8]
- switch (sClockSourceConfig->ClockSource)
- 800f8bc: 683b ldr r3, [r7, #0]
- 800f8be: 681b ldr r3, [r3, #0]
- 800f8c0: 4a64 ldr r2, [pc, #400] @ (800fa54 <HAL_TIM_ConfigClockSource+0x1e4>)
- 800f8c2: 4293 cmp r3, r2
- 800f8c4: f000 80a9 beq.w 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f8c8: 4a62 ldr r2, [pc, #392] @ (800fa54 <HAL_TIM_ConfigClockSource+0x1e4>)
- 800f8ca: 4293 cmp r3, r2
- 800f8cc: f200 80ae bhi.w 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f8d0: 4a61 ldr r2, [pc, #388] @ (800fa58 <HAL_TIM_ConfigClockSource+0x1e8>)
- 800f8d2: 4293 cmp r3, r2
- 800f8d4: f000 80a1 beq.w 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f8d8: 4a5f ldr r2, [pc, #380] @ (800fa58 <HAL_TIM_ConfigClockSource+0x1e8>)
- 800f8da: 4293 cmp r3, r2
- 800f8dc: f200 80a6 bhi.w 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f8e0: 4a5e ldr r2, [pc, #376] @ (800fa5c <HAL_TIM_ConfigClockSource+0x1ec>)
- 800f8e2: 4293 cmp r3, r2
- 800f8e4: f000 8099 beq.w 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f8e8: 4a5c ldr r2, [pc, #368] @ (800fa5c <HAL_TIM_ConfigClockSource+0x1ec>)
- 800f8ea: 4293 cmp r3, r2
- 800f8ec: f200 809e bhi.w 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f8f0: f1b3 1f10 cmp.w r3, #1048592 @ 0x100010
- 800f8f4: f000 8091 beq.w 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f8f8: f1b3 1f10 cmp.w r3, #1048592 @ 0x100010
- 800f8fc: f200 8096 bhi.w 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f900: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 800f904: f000 8089 beq.w 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f908: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 800f90c: f200 808e bhi.w 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f910: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800f914: d03e beq.n 800f994 <HAL_TIM_ConfigClockSource+0x124>
- 800f916: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
- 800f91a: f200 8087 bhi.w 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f91e: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 800f922: f000 8086 beq.w 800fa32 <HAL_TIM_ConfigClockSource+0x1c2>
- 800f926: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 800f92a: d87f bhi.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f92c: 2b70 cmp r3, #112 @ 0x70
- 800f92e: d01a beq.n 800f966 <HAL_TIM_ConfigClockSource+0xf6>
- 800f930: 2b70 cmp r3, #112 @ 0x70
- 800f932: d87b bhi.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f934: 2b60 cmp r3, #96 @ 0x60
- 800f936: d050 beq.n 800f9da <HAL_TIM_ConfigClockSource+0x16a>
- 800f938: 2b60 cmp r3, #96 @ 0x60
- 800f93a: d877 bhi.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f93c: 2b50 cmp r3, #80 @ 0x50
- 800f93e: d03c beq.n 800f9ba <HAL_TIM_ConfigClockSource+0x14a>
- 800f940: 2b50 cmp r3, #80 @ 0x50
- 800f942: d873 bhi.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f944: 2b40 cmp r3, #64 @ 0x40
- 800f946: d058 beq.n 800f9fa <HAL_TIM_ConfigClockSource+0x18a>
- 800f948: 2b40 cmp r3, #64 @ 0x40
- 800f94a: d86f bhi.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f94c: 2b30 cmp r3, #48 @ 0x30
- 800f94e: d064 beq.n 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f950: 2b30 cmp r3, #48 @ 0x30
- 800f952: d86b bhi.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f954: 2b20 cmp r3, #32
- 800f956: d060 beq.n 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f958: 2b20 cmp r3, #32
- 800f95a: d867 bhi.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- 800f95c: 2b00 cmp r3, #0
- 800f95e: d05c beq.n 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f960: 2b10 cmp r3, #16
- 800f962: d05a beq.n 800fa1a <HAL_TIM_ConfigClockSource+0x1aa>
- 800f964: e062 b.n 800fa2c <HAL_TIM_ConfigClockSource+0x1bc>
- assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
- assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
- assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
- /* Configure the ETR Clock source */
- TIM_ETR_SetConfig(htim->Instance,
- 800f966: 687b ldr r3, [r7, #4]
- 800f968: 6818 ldr r0, [r3, #0]
- sClockSourceConfig->ClockPrescaler,
- 800f96a: 683b ldr r3, [r7, #0]
- 800f96c: 6899 ldr r1, [r3, #8]
- sClockSourceConfig->ClockPolarity,
- 800f96e: 683b ldr r3, [r7, #0]
- 800f970: 685a ldr r2, [r3, #4]
- sClockSourceConfig->ClockFilter);
- 800f972: 683b ldr r3, [r7, #0]
- 800f974: 68db ldr r3, [r3, #12]
- TIM_ETR_SetConfig(htim->Instance,
- 800f976: f000 fe33 bl 80105e0 <TIM_ETR_SetConfig>
- /* Select the External clock mode1 and the ETRF trigger */
- tmpsmcr = htim->Instance->SMCR;
- 800f97a: 687b ldr r3, [r7, #4]
- 800f97c: 681b ldr r3, [r3, #0]
- 800f97e: 689b ldr r3, [r3, #8]
- 800f980: 60bb str r3, [r7, #8]
- tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
- 800f982: 68bb ldr r3, [r7, #8]
- 800f984: f043 0377 orr.w r3, r3, #119 @ 0x77
- 800f988: 60bb str r3, [r7, #8]
- /* Write to TIMx SMCR */
- htim->Instance->SMCR = tmpsmcr;
- 800f98a: 687b ldr r3, [r7, #4]
- 800f98c: 681b ldr r3, [r3, #0]
- 800f98e: 68ba ldr r2, [r7, #8]
- 800f990: 609a str r2, [r3, #8]
- break;
- 800f992: e04f b.n 800fa34 <HAL_TIM_ConfigClockSource+0x1c4>
- assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
- assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
- assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
- /* Configure the ETR Clock source */
- TIM_ETR_SetConfig(htim->Instance,
- 800f994: 687b ldr r3, [r7, #4]
- 800f996: 6818 ldr r0, [r3, #0]
- sClockSourceConfig->ClockPrescaler,
- 800f998: 683b ldr r3, [r7, #0]
- 800f99a: 6899 ldr r1, [r3, #8]
- sClockSourceConfig->ClockPolarity,
- 800f99c: 683b ldr r3, [r7, #0]
- 800f99e: 685a ldr r2, [r3, #4]
- sClockSourceConfig->ClockFilter);
- 800f9a0: 683b ldr r3, [r7, #0]
- 800f9a2: 68db ldr r3, [r3, #12]
- TIM_ETR_SetConfig(htim->Instance,
- 800f9a4: f000 fe1c bl 80105e0 <TIM_ETR_SetConfig>
- /* Enable the External clock mode2 */
- htim->Instance->SMCR |= TIM_SMCR_ECE;
- 800f9a8: 687b ldr r3, [r7, #4]
- 800f9aa: 681b ldr r3, [r3, #0]
- 800f9ac: 689a ldr r2, [r3, #8]
- 800f9ae: 687b ldr r3, [r7, #4]
- 800f9b0: 681b ldr r3, [r3, #0]
- 800f9b2: f442 4280 orr.w r2, r2, #16384 @ 0x4000
- 800f9b6: 609a str r2, [r3, #8]
- break;
- 800f9b8: e03c b.n 800fa34 <HAL_TIM_ConfigClockSource+0x1c4>
- /* Check TI1 input conditioning related parameters */
- assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
- assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
- TIM_TI1_ConfigInputStage(htim->Instance,
- 800f9ba: 687b ldr r3, [r7, #4]
- 800f9bc: 6818 ldr r0, [r3, #0]
- sClockSourceConfig->ClockPolarity,
- 800f9be: 683b ldr r3, [r7, #0]
- 800f9c0: 6859 ldr r1, [r3, #4]
- sClockSourceConfig->ClockFilter);
- 800f9c2: 683b ldr r3, [r7, #0]
- 800f9c4: 68db ldr r3, [r3, #12]
- TIM_TI1_ConfigInputStage(htim->Instance,
- 800f9c6: 461a mov r2, r3
- 800f9c8: f000 fcd6 bl 8010378 <TIM_TI1_ConfigInputStage>
- TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
- 800f9cc: 687b ldr r3, [r7, #4]
- 800f9ce: 681b ldr r3, [r3, #0]
- 800f9d0: 2150 movs r1, #80 @ 0x50
- 800f9d2: 4618 mov r0, r3
- 800f9d4: f000 fde6 bl 80105a4 <TIM_ITRx_SetConfig>
- break;
- 800f9d8: e02c b.n 800fa34 <HAL_TIM_ConfigClockSource+0x1c4>
- /* Check TI2 input conditioning related parameters */
- assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
- assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
- TIM_TI2_ConfigInputStage(htim->Instance,
- 800f9da: 687b ldr r3, [r7, #4]
- 800f9dc: 6818 ldr r0, [r3, #0]
- sClockSourceConfig->ClockPolarity,
- 800f9de: 683b ldr r3, [r7, #0]
- 800f9e0: 6859 ldr r1, [r3, #4]
- sClockSourceConfig->ClockFilter);
- 800f9e2: 683b ldr r3, [r7, #0]
- 800f9e4: 68db ldr r3, [r3, #12]
- TIM_TI2_ConfigInputStage(htim->Instance,
- 800f9e6: 461a mov r2, r3
- 800f9e8: f000 fd32 bl 8010450 <TIM_TI2_ConfigInputStage>
- TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
- 800f9ec: 687b ldr r3, [r7, #4]
- 800f9ee: 681b ldr r3, [r3, #0]
- 800f9f0: 2160 movs r1, #96 @ 0x60
- 800f9f2: 4618 mov r0, r3
- 800f9f4: f000 fdd6 bl 80105a4 <TIM_ITRx_SetConfig>
- break;
- 800f9f8: e01c b.n 800fa34 <HAL_TIM_ConfigClockSource+0x1c4>
- /* Check TI1 input conditioning related parameters */
- assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
- assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
- TIM_TI1_ConfigInputStage(htim->Instance,
- 800f9fa: 687b ldr r3, [r7, #4]
- 800f9fc: 6818 ldr r0, [r3, #0]
- sClockSourceConfig->ClockPolarity,
- 800f9fe: 683b ldr r3, [r7, #0]
- 800fa00: 6859 ldr r1, [r3, #4]
- sClockSourceConfig->ClockFilter);
- 800fa02: 683b ldr r3, [r7, #0]
- 800fa04: 68db ldr r3, [r3, #12]
- TIM_TI1_ConfigInputStage(htim->Instance,
- 800fa06: 461a mov r2, r3
- 800fa08: f000 fcb6 bl 8010378 <TIM_TI1_ConfigInputStage>
- TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
- 800fa0c: 687b ldr r3, [r7, #4]
- 800fa0e: 681b ldr r3, [r3, #0]
- 800fa10: 2140 movs r1, #64 @ 0x40
- 800fa12: 4618 mov r0, r3
- 800fa14: f000 fdc6 bl 80105a4 <TIM_ITRx_SetConfig>
- break;
- 800fa18: e00c b.n 800fa34 <HAL_TIM_ConfigClockSource+0x1c4>
- case TIM_CLOCKSOURCE_ITR8:
- {
- /* Check whether or not the timer instance supports internal trigger input */
- assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
- TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
- 800fa1a: 687b ldr r3, [r7, #4]
- 800fa1c: 681a ldr r2, [r3, #0]
- 800fa1e: 683b ldr r3, [r7, #0]
- 800fa20: 681b ldr r3, [r3, #0]
- 800fa22: 4619 mov r1, r3
- 800fa24: 4610 mov r0, r2
- 800fa26: f000 fdbd bl 80105a4 <TIM_ITRx_SetConfig>
- break;
- 800fa2a: e003 b.n 800fa34 <HAL_TIM_ConfigClockSource+0x1c4>
- }
- default:
- status = HAL_ERROR;
- 800fa2c: 2301 movs r3, #1
- 800fa2e: 73fb strb r3, [r7, #15]
- break;
- 800fa30: e000 b.n 800fa34 <HAL_TIM_ConfigClockSource+0x1c4>
- break;
- 800fa32: bf00 nop
- }
- htim->State = HAL_TIM_STATE_READY;
- 800fa34: 687b ldr r3, [r7, #4]
- 800fa36: 2201 movs r2, #1
- 800fa38: f883 203d strb.w r2, [r3, #61] @ 0x3d
- __HAL_UNLOCK(htim);
- 800fa3c: 687b ldr r3, [r7, #4]
- 800fa3e: 2200 movs r2, #0
- 800fa40: f883 203c strb.w r2, [r3, #60] @ 0x3c
- return status;
- 800fa44: 7bfb ldrb r3, [r7, #15]
- }
- 800fa46: 4618 mov r0, r3
- 800fa48: 3710 adds r7, #16
- 800fa4a: 46bd mov sp, r7
- 800fa4c: bd80 pop {r7, pc}
- 800fa4e: bf00 nop
- 800fa50: ffceff88 .word 0xffceff88
- 800fa54: 00100040 .word 0x00100040
- 800fa58: 00100030 .word 0x00100030
- 800fa5c: 00100020 .word 0x00100020
- 0800fa60 <HAL_TIM_ReadCapturedValue>:
- * @arg TIM_CHANNEL_3: TIM Channel 3 selected
- * @arg TIM_CHANNEL_4: TIM Channel 4 selected
- * @retval Captured value
- */
- uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
- {
- 800fa60: b480 push {r7}
- 800fa62: b085 sub sp, #20
- 800fa64: af00 add r7, sp, #0
- 800fa66: 6078 str r0, [r7, #4]
- 800fa68: 6039 str r1, [r7, #0]
- uint32_t tmpreg = 0U;
- 800fa6a: 2300 movs r3, #0
- 800fa6c: 60fb str r3, [r7, #12]
- switch (Channel)
- 800fa6e: 683b ldr r3, [r7, #0]
- 800fa70: 2b0c cmp r3, #12
- 800fa72: d831 bhi.n 800fad8 <HAL_TIM_ReadCapturedValue+0x78>
- 800fa74: a201 add r2, pc, #4 @ (adr r2, 800fa7c <HAL_TIM_ReadCapturedValue+0x1c>)
- 800fa76: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 800fa7a: bf00 nop
- 800fa7c: 0800fab1 .word 0x0800fab1
- 800fa80: 0800fad9 .word 0x0800fad9
- 800fa84: 0800fad9 .word 0x0800fad9
- 800fa88: 0800fad9 .word 0x0800fad9
- 800fa8c: 0800fabb .word 0x0800fabb
- 800fa90: 0800fad9 .word 0x0800fad9
- 800fa94: 0800fad9 .word 0x0800fad9
- 800fa98: 0800fad9 .word 0x0800fad9
- 800fa9c: 0800fac5 .word 0x0800fac5
- 800faa0: 0800fad9 .word 0x0800fad9
- 800faa4: 0800fad9 .word 0x0800fad9
- 800faa8: 0800fad9 .word 0x0800fad9
- 800faac: 0800facf .word 0x0800facf
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
- /* Return the capture 1 value */
- tmpreg = htim->Instance->CCR1;
- 800fab0: 687b ldr r3, [r7, #4]
- 800fab2: 681b ldr r3, [r3, #0]
- 800fab4: 6b5b ldr r3, [r3, #52] @ 0x34
- 800fab6: 60fb str r3, [r7, #12]
- break;
- 800fab8: e00f b.n 800fada <HAL_TIM_ReadCapturedValue+0x7a>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
- /* Return the capture 2 value */
- tmpreg = htim->Instance->CCR2;
- 800faba: 687b ldr r3, [r7, #4]
- 800fabc: 681b ldr r3, [r3, #0]
- 800fabe: 6b9b ldr r3, [r3, #56] @ 0x38
- 800fac0: 60fb str r3, [r7, #12]
- break;
- 800fac2: e00a b.n 800fada <HAL_TIM_ReadCapturedValue+0x7a>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
- /* Return the capture 3 value */
- tmpreg = htim->Instance->CCR3;
- 800fac4: 687b ldr r3, [r7, #4]
- 800fac6: 681b ldr r3, [r3, #0]
- 800fac8: 6bdb ldr r3, [r3, #60] @ 0x3c
- 800faca: 60fb str r3, [r7, #12]
- break;
- 800facc: e005 b.n 800fada <HAL_TIM_ReadCapturedValue+0x7a>
- {
- /* Check the parameters */
- assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
- /* Return the capture 4 value */
- tmpreg = htim->Instance->CCR4;
- 800face: 687b ldr r3, [r7, #4]
- 800fad0: 681b ldr r3, [r3, #0]
- 800fad2: 6c1b ldr r3, [r3, #64] @ 0x40
- 800fad4: 60fb str r3, [r7, #12]
- break;
- 800fad6: e000 b.n 800fada <HAL_TIM_ReadCapturedValue+0x7a>
- }
- default:
- break;
- 800fad8: bf00 nop
- }
- return tmpreg;
- 800fada: 68fb ldr r3, [r7, #12]
- }
- 800fadc: 4618 mov r0, r3
- 800fade: 3714 adds r7, #20
- 800fae0: 46bd mov sp, r7
- 800fae2: f85d 7b04 ldr.w r7, [sp], #4
- 800fae6: 4770 bx lr
- 0800fae8 <HAL_TIM_OC_DelayElapsedCallback>:
- * @brief Output Compare callback in non-blocking mode
- * @param htim TIM OC handle
- * @retval None
- */
- __weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
- {
- 800fae8: b480 push {r7}
- 800faea: b083 sub sp, #12
- 800faec: af00 add r7, sp, #0
- 800faee: 6078 str r0, [r7, #4]
- UNUSED(htim);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
- */
- }
- 800faf0: bf00 nop
- 800faf2: 370c adds r7, #12
- 800faf4: 46bd mov sp, r7
- 800faf6: f85d 7b04 ldr.w r7, [sp], #4
- 800fafa: 4770 bx lr
- 0800fafc <HAL_TIM_PWM_PulseFinishedCallback>:
- * @brief PWM Pulse finished callback in non-blocking mode
- * @param htim TIM handle
- * @retval None
- */
- __weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
- {
- 800fafc: b480 push {r7}
- 800fafe: b083 sub sp, #12
- 800fb00: af00 add r7, sp, #0
- 800fb02: 6078 str r0, [r7, #4]
- UNUSED(htim);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
- */
- }
- 800fb04: bf00 nop
- 800fb06: 370c adds r7, #12
- 800fb08: 46bd mov sp, r7
- 800fb0a: f85d 7b04 ldr.w r7, [sp], #4
- 800fb0e: 4770 bx lr
- 0800fb10 <HAL_TIM_TriggerCallback>:
- * @brief Hall Trigger detection callback in non-blocking mode
- * @param htim TIM handle
- * @retval None
- */
- __weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
- {
- 800fb10: b480 push {r7}
- 800fb12: b083 sub sp, #12
- 800fb14: af00 add r7, sp, #0
- 800fb16: 6078 str r0, [r7, #4]
- UNUSED(htim);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_TIM_TriggerCallback could be implemented in the user file
- */
- }
- 800fb18: bf00 nop
- 800fb1a: 370c adds r7, #12
- 800fb1c: 46bd mov sp, r7
- 800fb1e: f85d 7b04 ldr.w r7, [sp], #4
- 800fb22: 4770 bx lr
- 0800fb24 <HAL_TIM_GetChannelState>:
- * @arg TIM_CHANNEL_5: TIM Channel 5
- * @arg TIM_CHANNEL_6: TIM Channel 6
- * @retval TIM Channel state
- */
- HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim, uint32_t Channel)
- {
- 800fb24: b480 push {r7}
- 800fb26: b085 sub sp, #20
- 800fb28: af00 add r7, sp, #0
- 800fb2a: 6078 str r0, [r7, #4]
- 800fb2c: 6039 str r1, [r7, #0]
- HAL_TIM_ChannelStateTypeDef channel_state;
- /* Check the parameters */
- assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
- channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
- 800fb2e: 683b ldr r3, [r7, #0]
- 800fb30: 2b00 cmp r3, #0
- 800fb32: d104 bne.n 800fb3e <HAL_TIM_GetChannelState+0x1a>
- 800fb34: 687b ldr r3, [r7, #4]
- 800fb36: f893 303e ldrb.w r3, [r3, #62] @ 0x3e
- 800fb3a: b2db uxtb r3, r3
- 800fb3c: e023 b.n 800fb86 <HAL_TIM_GetChannelState+0x62>
- 800fb3e: 683b ldr r3, [r7, #0]
- 800fb40: 2b04 cmp r3, #4
- 800fb42: d104 bne.n 800fb4e <HAL_TIM_GetChannelState+0x2a>
- 800fb44: 687b ldr r3, [r7, #4]
- 800fb46: f893 303f ldrb.w r3, [r3, #63] @ 0x3f
- 800fb4a: b2db uxtb r3, r3
- 800fb4c: e01b b.n 800fb86 <HAL_TIM_GetChannelState+0x62>
- 800fb4e: 683b ldr r3, [r7, #0]
- 800fb50: 2b08 cmp r3, #8
- 800fb52: d104 bne.n 800fb5e <HAL_TIM_GetChannelState+0x3a>
- 800fb54: 687b ldr r3, [r7, #4]
- 800fb56: f893 3040 ldrb.w r3, [r3, #64] @ 0x40
- 800fb5a: b2db uxtb r3, r3
- 800fb5c: e013 b.n 800fb86 <HAL_TIM_GetChannelState+0x62>
- 800fb5e: 683b ldr r3, [r7, #0]
- 800fb60: 2b0c cmp r3, #12
- 800fb62: d104 bne.n 800fb6e <HAL_TIM_GetChannelState+0x4a>
- 800fb64: 687b ldr r3, [r7, #4]
- 800fb66: f893 3041 ldrb.w r3, [r3, #65] @ 0x41
- 800fb6a: b2db uxtb r3, r3
- 800fb6c: e00b b.n 800fb86 <HAL_TIM_GetChannelState+0x62>
- 800fb6e: 683b ldr r3, [r7, #0]
- 800fb70: 2b10 cmp r3, #16
- 800fb72: d104 bne.n 800fb7e <HAL_TIM_GetChannelState+0x5a>
- 800fb74: 687b ldr r3, [r7, #4]
- 800fb76: f893 3042 ldrb.w r3, [r3, #66] @ 0x42
- 800fb7a: b2db uxtb r3, r3
- 800fb7c: e003 b.n 800fb86 <HAL_TIM_GetChannelState+0x62>
- 800fb7e: 687b ldr r3, [r7, #4]
- 800fb80: f893 3043 ldrb.w r3, [r3, #67] @ 0x43
- 800fb84: b2db uxtb r3, r3
- 800fb86: 73fb strb r3, [r7, #15]
- return channel_state;
- 800fb88: 7bfb ldrb r3, [r7, #15]
- }
- 800fb8a: 4618 mov r0, r3
- 800fb8c: 3714 adds r7, #20
- 800fb8e: 46bd mov sp, r7
- 800fb90: f85d 7b04 ldr.w r7, [sp], #4
- 800fb94: 4770 bx lr
- ...
- 0800fb98 <TIM_Base_SetConfig>:
- * @param TIMx TIM peripheral
- * @param Structure TIM Base configuration structure
- * @retval None
- */
- void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
- {
- 800fb98: b480 push {r7}
- 800fb9a: b085 sub sp, #20
- 800fb9c: af00 add r7, sp, #0
- 800fb9e: 6078 str r0, [r7, #4]
- 800fba0: 6039 str r1, [r7, #0]
- uint32_t tmpcr1;
- tmpcr1 = TIMx->CR1;
- 800fba2: 687b ldr r3, [r7, #4]
- 800fba4: 681b ldr r3, [r3, #0]
- 800fba6: 60fb str r3, [r7, #12]
- /* Set TIM Time Base Unit parameters ---------------------------------------*/
- if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
- 800fba8: 687b ldr r3, [r7, #4]
- 800fbaa: 4a46 ldr r2, [pc, #280] @ (800fcc4 <TIM_Base_SetConfig+0x12c>)
- 800fbac: 4293 cmp r3, r2
- 800fbae: d013 beq.n 800fbd8 <TIM_Base_SetConfig+0x40>
- 800fbb0: 687b ldr r3, [r7, #4]
- 800fbb2: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800fbb6: d00f beq.n 800fbd8 <TIM_Base_SetConfig+0x40>
- 800fbb8: 687b ldr r3, [r7, #4]
- 800fbba: 4a43 ldr r2, [pc, #268] @ (800fcc8 <TIM_Base_SetConfig+0x130>)
- 800fbbc: 4293 cmp r3, r2
- 800fbbe: d00b beq.n 800fbd8 <TIM_Base_SetConfig+0x40>
- 800fbc0: 687b ldr r3, [r7, #4]
- 800fbc2: 4a42 ldr r2, [pc, #264] @ (800fccc <TIM_Base_SetConfig+0x134>)
- 800fbc4: 4293 cmp r3, r2
- 800fbc6: d007 beq.n 800fbd8 <TIM_Base_SetConfig+0x40>
- 800fbc8: 687b ldr r3, [r7, #4]
- 800fbca: 4a41 ldr r2, [pc, #260] @ (800fcd0 <TIM_Base_SetConfig+0x138>)
- 800fbcc: 4293 cmp r3, r2
- 800fbce: d003 beq.n 800fbd8 <TIM_Base_SetConfig+0x40>
- 800fbd0: 687b ldr r3, [r7, #4]
- 800fbd2: 4a40 ldr r2, [pc, #256] @ (800fcd4 <TIM_Base_SetConfig+0x13c>)
- 800fbd4: 4293 cmp r3, r2
- 800fbd6: d108 bne.n 800fbea <TIM_Base_SetConfig+0x52>
- {
- /* Select the Counter Mode */
- tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
- 800fbd8: 68fb ldr r3, [r7, #12]
- 800fbda: f023 0370 bic.w r3, r3, #112 @ 0x70
- 800fbde: 60fb str r3, [r7, #12]
- tmpcr1 |= Structure->CounterMode;
- 800fbe0: 683b ldr r3, [r7, #0]
- 800fbe2: 685b ldr r3, [r3, #4]
- 800fbe4: 68fa ldr r2, [r7, #12]
- 800fbe6: 4313 orrs r3, r2
- 800fbe8: 60fb str r3, [r7, #12]
- }
- if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
- 800fbea: 687b ldr r3, [r7, #4]
- 800fbec: 4a35 ldr r2, [pc, #212] @ (800fcc4 <TIM_Base_SetConfig+0x12c>)
- 800fbee: 4293 cmp r3, r2
- 800fbf0: d01f beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fbf2: 687b ldr r3, [r7, #4]
- 800fbf4: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 800fbf8: d01b beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fbfa: 687b ldr r3, [r7, #4]
- 800fbfc: 4a32 ldr r2, [pc, #200] @ (800fcc8 <TIM_Base_SetConfig+0x130>)
- 800fbfe: 4293 cmp r3, r2
- 800fc00: d017 beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fc02: 687b ldr r3, [r7, #4]
- 800fc04: 4a31 ldr r2, [pc, #196] @ (800fccc <TIM_Base_SetConfig+0x134>)
- 800fc06: 4293 cmp r3, r2
- 800fc08: d013 beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fc0a: 687b ldr r3, [r7, #4]
- 800fc0c: 4a30 ldr r2, [pc, #192] @ (800fcd0 <TIM_Base_SetConfig+0x138>)
- 800fc0e: 4293 cmp r3, r2
- 800fc10: d00f beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fc12: 687b ldr r3, [r7, #4]
- 800fc14: 4a2f ldr r2, [pc, #188] @ (800fcd4 <TIM_Base_SetConfig+0x13c>)
- 800fc16: 4293 cmp r3, r2
- 800fc18: d00b beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fc1a: 687b ldr r3, [r7, #4]
- 800fc1c: 4a2e ldr r2, [pc, #184] @ (800fcd8 <TIM_Base_SetConfig+0x140>)
- 800fc1e: 4293 cmp r3, r2
- 800fc20: d007 beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fc22: 687b ldr r3, [r7, #4]
- 800fc24: 4a2d ldr r2, [pc, #180] @ (800fcdc <TIM_Base_SetConfig+0x144>)
- 800fc26: 4293 cmp r3, r2
- 800fc28: d003 beq.n 800fc32 <TIM_Base_SetConfig+0x9a>
- 800fc2a: 687b ldr r3, [r7, #4]
- 800fc2c: 4a2c ldr r2, [pc, #176] @ (800fce0 <TIM_Base_SetConfig+0x148>)
- 800fc2e: 4293 cmp r3, r2
- 800fc30: d108 bne.n 800fc44 <TIM_Base_SetConfig+0xac>
- {
- /* Set the clock division */
- tmpcr1 &= ~TIM_CR1_CKD;
- 800fc32: 68fb ldr r3, [r7, #12]
- 800fc34: f423 7340 bic.w r3, r3, #768 @ 0x300
- 800fc38: 60fb str r3, [r7, #12]
- tmpcr1 |= (uint32_t)Structure->ClockDivision;
- 800fc3a: 683b ldr r3, [r7, #0]
- 800fc3c: 68db ldr r3, [r3, #12]
- 800fc3e: 68fa ldr r2, [r7, #12]
- 800fc40: 4313 orrs r3, r2
- 800fc42: 60fb str r3, [r7, #12]
- }
- /* Set the auto-reload preload */
- MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
- 800fc44: 68fb ldr r3, [r7, #12]
- 800fc46: f023 0280 bic.w r2, r3, #128 @ 0x80
- 800fc4a: 683b ldr r3, [r7, #0]
- 800fc4c: 695b ldr r3, [r3, #20]
- 800fc4e: 4313 orrs r3, r2
- 800fc50: 60fb str r3, [r7, #12]
- TIMx->CR1 = tmpcr1;
- 800fc52: 687b ldr r3, [r7, #4]
- 800fc54: 68fa ldr r2, [r7, #12]
- 800fc56: 601a str r2, [r3, #0]
- /* Set the Autoreload value */
- TIMx->ARR = (uint32_t)Structure->Period ;
- 800fc58: 683b ldr r3, [r7, #0]
- 800fc5a: 689a ldr r2, [r3, #8]
- 800fc5c: 687b ldr r3, [r7, #4]
- 800fc5e: 62da str r2, [r3, #44] @ 0x2c
- /* Set the Prescaler value */
- TIMx->PSC = Structure->Prescaler;
- 800fc60: 683b ldr r3, [r7, #0]
- 800fc62: 681a ldr r2, [r3, #0]
- 800fc64: 687b ldr r3, [r7, #4]
- 800fc66: 629a str r2, [r3, #40] @ 0x28
- if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
- 800fc68: 687b ldr r3, [r7, #4]
- 800fc6a: 4a16 ldr r2, [pc, #88] @ (800fcc4 <TIM_Base_SetConfig+0x12c>)
- 800fc6c: 4293 cmp r3, r2
- 800fc6e: d00f beq.n 800fc90 <TIM_Base_SetConfig+0xf8>
- 800fc70: 687b ldr r3, [r7, #4]
- 800fc72: 4a18 ldr r2, [pc, #96] @ (800fcd4 <TIM_Base_SetConfig+0x13c>)
- 800fc74: 4293 cmp r3, r2
- 800fc76: d00b beq.n 800fc90 <TIM_Base_SetConfig+0xf8>
- 800fc78: 687b ldr r3, [r7, #4]
- 800fc7a: 4a17 ldr r2, [pc, #92] @ (800fcd8 <TIM_Base_SetConfig+0x140>)
- 800fc7c: 4293 cmp r3, r2
- 800fc7e: d007 beq.n 800fc90 <TIM_Base_SetConfig+0xf8>
- 800fc80: 687b ldr r3, [r7, #4]
- 800fc82: 4a16 ldr r2, [pc, #88] @ (800fcdc <TIM_Base_SetConfig+0x144>)
- 800fc84: 4293 cmp r3, r2
- 800fc86: d003 beq.n 800fc90 <TIM_Base_SetConfig+0xf8>
- 800fc88: 687b ldr r3, [r7, #4]
- 800fc8a: 4a15 ldr r2, [pc, #84] @ (800fce0 <TIM_Base_SetConfig+0x148>)
- 800fc8c: 4293 cmp r3, r2
- 800fc8e: d103 bne.n 800fc98 <TIM_Base_SetConfig+0x100>
- {
- /* Set the Repetition Counter value */
- TIMx->RCR = Structure->RepetitionCounter;
- 800fc90: 683b ldr r3, [r7, #0]
- 800fc92: 691a ldr r2, [r3, #16]
- 800fc94: 687b ldr r3, [r7, #4]
- 800fc96: 631a str r2, [r3, #48] @ 0x30
- }
- /* Generate an update event to reload the Prescaler
- and the repetition counter (only for advanced timer) value immediately */
- TIMx->EGR = TIM_EGR_UG;
- 800fc98: 687b ldr r3, [r7, #4]
- 800fc9a: 2201 movs r2, #1
- 800fc9c: 615a str r2, [r3, #20]
- /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
- if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
- 800fc9e: 687b ldr r3, [r7, #4]
- 800fca0: 691b ldr r3, [r3, #16]
- 800fca2: f003 0301 and.w r3, r3, #1
- 800fca6: 2b01 cmp r3, #1
- 800fca8: d105 bne.n 800fcb6 <TIM_Base_SetConfig+0x11e>
- {
- /* Clear the update flag */
- CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
- 800fcaa: 687b ldr r3, [r7, #4]
- 800fcac: 691b ldr r3, [r3, #16]
- 800fcae: f023 0201 bic.w r2, r3, #1
- 800fcb2: 687b ldr r3, [r7, #4]
- 800fcb4: 611a str r2, [r3, #16]
- }
- }
- 800fcb6: bf00 nop
- 800fcb8: 3714 adds r7, #20
- 800fcba: 46bd mov sp, r7
- 800fcbc: f85d 7b04 ldr.w r7, [sp], #4
- 800fcc0: 4770 bx lr
- 800fcc2: bf00 nop
- 800fcc4: 40010000 .word 0x40010000
- 800fcc8: 40000400 .word 0x40000400
- 800fccc: 40000800 .word 0x40000800
- 800fcd0: 40000c00 .word 0x40000c00
- 800fcd4: 40010400 .word 0x40010400
- 800fcd8: 40014000 .word 0x40014000
- 800fcdc: 40014400 .word 0x40014400
- 800fce0: 40014800 .word 0x40014800
- 0800fce4 <TIM_OC1_SetConfig>:
- * @param TIMx to select the TIM peripheral
- * @param OC_Config The output configuration structure
- * @retval None
- */
- static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
- {
- 800fce4: b480 push {r7}
- 800fce6: b087 sub sp, #28
- 800fce8: af00 add r7, sp, #0
- 800fcea: 6078 str r0, [r7, #4]
- 800fcec: 6039 str r1, [r7, #0]
- uint32_t tmpccmrx;
- uint32_t tmpccer;
- uint32_t tmpcr2;
- /* Get the TIMx CCER register value */
- tmpccer = TIMx->CCER;
- 800fcee: 687b ldr r3, [r7, #4]
- 800fcf0: 6a1b ldr r3, [r3, #32]
- 800fcf2: 617b str r3, [r7, #20]
- /* Disable the Channel 1: Reset the CC1E Bit */
- TIMx->CCER &= ~TIM_CCER_CC1E;
- 800fcf4: 687b ldr r3, [r7, #4]
- 800fcf6: 6a1b ldr r3, [r3, #32]
- 800fcf8: f023 0201 bic.w r2, r3, #1
- 800fcfc: 687b ldr r3, [r7, #4]
- 800fcfe: 621a str r2, [r3, #32]
- /* Get the TIMx CR2 register value */
- tmpcr2 = TIMx->CR2;
- 800fd00: 687b ldr r3, [r7, #4]
- 800fd02: 685b ldr r3, [r3, #4]
- 800fd04: 613b str r3, [r7, #16]
- /* Get the TIMx CCMR1 register value */
- tmpccmrx = TIMx->CCMR1;
- 800fd06: 687b ldr r3, [r7, #4]
- 800fd08: 699b ldr r3, [r3, #24]
- 800fd0a: 60fb str r3, [r7, #12]
- /* Reset the Output Compare Mode Bits */
- tmpccmrx &= ~TIM_CCMR1_OC1M;
- 800fd0c: 68fa ldr r2, [r7, #12]
- 800fd0e: 4b37 ldr r3, [pc, #220] @ (800fdec <TIM_OC1_SetConfig+0x108>)
- 800fd10: 4013 ands r3, r2
- 800fd12: 60fb str r3, [r7, #12]
- tmpccmrx &= ~TIM_CCMR1_CC1S;
- 800fd14: 68fb ldr r3, [r7, #12]
- 800fd16: f023 0303 bic.w r3, r3, #3
- 800fd1a: 60fb str r3, [r7, #12]
- /* Select the Output Compare Mode */
- tmpccmrx |= OC_Config->OCMode;
- 800fd1c: 683b ldr r3, [r7, #0]
- 800fd1e: 681b ldr r3, [r3, #0]
- 800fd20: 68fa ldr r2, [r7, #12]
- 800fd22: 4313 orrs r3, r2
- 800fd24: 60fb str r3, [r7, #12]
- /* Reset the Output Polarity level */
- tmpccer &= ~TIM_CCER_CC1P;
- 800fd26: 697b ldr r3, [r7, #20]
- 800fd28: f023 0302 bic.w r3, r3, #2
- 800fd2c: 617b str r3, [r7, #20]
- /* Set the Output Compare Polarity */
- tmpccer |= OC_Config->OCPolarity;
- 800fd2e: 683b ldr r3, [r7, #0]
- 800fd30: 689b ldr r3, [r3, #8]
- 800fd32: 697a ldr r2, [r7, #20]
- 800fd34: 4313 orrs r3, r2
- 800fd36: 617b str r3, [r7, #20]
- if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
- 800fd38: 687b ldr r3, [r7, #4]
- 800fd3a: 4a2d ldr r2, [pc, #180] @ (800fdf0 <TIM_OC1_SetConfig+0x10c>)
- 800fd3c: 4293 cmp r3, r2
- 800fd3e: d00f beq.n 800fd60 <TIM_OC1_SetConfig+0x7c>
- 800fd40: 687b ldr r3, [r7, #4]
- 800fd42: 4a2c ldr r2, [pc, #176] @ (800fdf4 <TIM_OC1_SetConfig+0x110>)
- 800fd44: 4293 cmp r3, r2
- 800fd46: d00b beq.n 800fd60 <TIM_OC1_SetConfig+0x7c>
- 800fd48: 687b ldr r3, [r7, #4]
- 800fd4a: 4a2b ldr r2, [pc, #172] @ (800fdf8 <TIM_OC1_SetConfig+0x114>)
- 800fd4c: 4293 cmp r3, r2
- 800fd4e: d007 beq.n 800fd60 <TIM_OC1_SetConfig+0x7c>
- 800fd50: 687b ldr r3, [r7, #4]
- 800fd52: 4a2a ldr r2, [pc, #168] @ (800fdfc <TIM_OC1_SetConfig+0x118>)
- 800fd54: 4293 cmp r3, r2
- 800fd56: d003 beq.n 800fd60 <TIM_OC1_SetConfig+0x7c>
- 800fd58: 687b ldr r3, [r7, #4]
- 800fd5a: 4a29 ldr r2, [pc, #164] @ (800fe00 <TIM_OC1_SetConfig+0x11c>)
- 800fd5c: 4293 cmp r3, r2
- 800fd5e: d10c bne.n 800fd7a <TIM_OC1_SetConfig+0x96>
- {
- /* Check parameters */
- assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
- /* Reset the Output N Polarity level */
- tmpccer &= ~TIM_CCER_CC1NP;
- 800fd60: 697b ldr r3, [r7, #20]
- 800fd62: f023 0308 bic.w r3, r3, #8
- 800fd66: 617b str r3, [r7, #20]
- /* Set the Output N Polarity */
- tmpccer |= OC_Config->OCNPolarity;
- 800fd68: 683b ldr r3, [r7, #0]
- 800fd6a: 68db ldr r3, [r3, #12]
- 800fd6c: 697a ldr r2, [r7, #20]
- 800fd6e: 4313 orrs r3, r2
- 800fd70: 617b str r3, [r7, #20]
- /* Reset the Output N State */
- tmpccer &= ~TIM_CCER_CC1NE;
- 800fd72: 697b ldr r3, [r7, #20]
- 800fd74: f023 0304 bic.w r3, r3, #4
- 800fd78: 617b str r3, [r7, #20]
- }
- if (IS_TIM_BREAK_INSTANCE(TIMx))
- 800fd7a: 687b ldr r3, [r7, #4]
- 800fd7c: 4a1c ldr r2, [pc, #112] @ (800fdf0 <TIM_OC1_SetConfig+0x10c>)
- 800fd7e: 4293 cmp r3, r2
- 800fd80: d00f beq.n 800fda2 <TIM_OC1_SetConfig+0xbe>
- 800fd82: 687b ldr r3, [r7, #4]
- 800fd84: 4a1b ldr r2, [pc, #108] @ (800fdf4 <TIM_OC1_SetConfig+0x110>)
- 800fd86: 4293 cmp r3, r2
- 800fd88: d00b beq.n 800fda2 <TIM_OC1_SetConfig+0xbe>
- 800fd8a: 687b ldr r3, [r7, #4]
- 800fd8c: 4a1a ldr r2, [pc, #104] @ (800fdf8 <TIM_OC1_SetConfig+0x114>)
- 800fd8e: 4293 cmp r3, r2
- 800fd90: d007 beq.n 800fda2 <TIM_OC1_SetConfig+0xbe>
- 800fd92: 687b ldr r3, [r7, #4]
- 800fd94: 4a19 ldr r2, [pc, #100] @ (800fdfc <TIM_OC1_SetConfig+0x118>)
- 800fd96: 4293 cmp r3, r2
- 800fd98: d003 beq.n 800fda2 <TIM_OC1_SetConfig+0xbe>
- 800fd9a: 687b ldr r3, [r7, #4]
- 800fd9c: 4a18 ldr r2, [pc, #96] @ (800fe00 <TIM_OC1_SetConfig+0x11c>)
- 800fd9e: 4293 cmp r3, r2
- 800fda0: d111 bne.n 800fdc6 <TIM_OC1_SetConfig+0xe2>
- /* Check parameters */
- assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
- assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
- /* Reset the Output Compare and Output Compare N IDLE State */
- tmpcr2 &= ~TIM_CR2_OIS1;
- 800fda2: 693b ldr r3, [r7, #16]
- 800fda4: f423 7380 bic.w r3, r3, #256 @ 0x100
- 800fda8: 613b str r3, [r7, #16]
- tmpcr2 &= ~TIM_CR2_OIS1N;
- 800fdaa: 693b ldr r3, [r7, #16]
- 800fdac: f423 7300 bic.w r3, r3, #512 @ 0x200
- 800fdb0: 613b str r3, [r7, #16]
- /* Set the Output Idle state */
- tmpcr2 |= OC_Config->OCIdleState;
- 800fdb2: 683b ldr r3, [r7, #0]
- 800fdb4: 695b ldr r3, [r3, #20]
- 800fdb6: 693a ldr r2, [r7, #16]
- 800fdb8: 4313 orrs r3, r2
- 800fdba: 613b str r3, [r7, #16]
- /* Set the Output N Idle state */
- tmpcr2 |= OC_Config->OCNIdleState;
- 800fdbc: 683b ldr r3, [r7, #0]
- 800fdbe: 699b ldr r3, [r3, #24]
- 800fdc0: 693a ldr r2, [r7, #16]
- 800fdc2: 4313 orrs r3, r2
- 800fdc4: 613b str r3, [r7, #16]
- }
- /* Write to TIMx CR2 */
- TIMx->CR2 = tmpcr2;
- 800fdc6: 687b ldr r3, [r7, #4]
- 800fdc8: 693a ldr r2, [r7, #16]
- 800fdca: 605a str r2, [r3, #4]
- /* Write to TIMx CCMR1 */
- TIMx->CCMR1 = tmpccmrx;
- 800fdcc: 687b ldr r3, [r7, #4]
- 800fdce: 68fa ldr r2, [r7, #12]
- 800fdd0: 619a str r2, [r3, #24]
- /* Set the Capture Compare Register value */
- TIMx->CCR1 = OC_Config->Pulse;
- 800fdd2: 683b ldr r3, [r7, #0]
- 800fdd4: 685a ldr r2, [r3, #4]
- 800fdd6: 687b ldr r3, [r7, #4]
- 800fdd8: 635a str r2, [r3, #52] @ 0x34
- /* Write to TIMx CCER */
- TIMx->CCER = tmpccer;
- 800fdda: 687b ldr r3, [r7, #4]
- 800fddc: 697a ldr r2, [r7, #20]
- 800fdde: 621a str r2, [r3, #32]
- }
- 800fde0: bf00 nop
- 800fde2: 371c adds r7, #28
- 800fde4: 46bd mov sp, r7
- 800fde6: f85d 7b04 ldr.w r7, [sp], #4
- 800fdea: 4770 bx lr
- 800fdec: fffeff8f .word 0xfffeff8f
- 800fdf0: 40010000 .word 0x40010000
- 800fdf4: 40010400 .word 0x40010400
- 800fdf8: 40014000 .word 0x40014000
- 800fdfc: 40014400 .word 0x40014400
- 800fe00: 40014800 .word 0x40014800
- 0800fe04 <TIM_OC2_SetConfig>:
- * @param TIMx to select the TIM peripheral
- * @param OC_Config The output configuration structure
- * @retval None
- */
- void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
- {
- 800fe04: b480 push {r7}
- 800fe06: b087 sub sp, #28
- 800fe08: af00 add r7, sp, #0
- 800fe0a: 6078 str r0, [r7, #4]
- 800fe0c: 6039 str r1, [r7, #0]
- uint32_t tmpccmrx;
- uint32_t tmpccer;
- uint32_t tmpcr2;
- /* Get the TIMx CCER register value */
- tmpccer = TIMx->CCER;
- 800fe0e: 687b ldr r3, [r7, #4]
- 800fe10: 6a1b ldr r3, [r3, #32]
- 800fe12: 617b str r3, [r7, #20]
- /* Disable the Channel 2: Reset the CC2E Bit */
- TIMx->CCER &= ~TIM_CCER_CC2E;
- 800fe14: 687b ldr r3, [r7, #4]
- 800fe16: 6a1b ldr r3, [r3, #32]
- 800fe18: f023 0210 bic.w r2, r3, #16
- 800fe1c: 687b ldr r3, [r7, #4]
- 800fe1e: 621a str r2, [r3, #32]
- /* Get the TIMx CR2 register value */
- tmpcr2 = TIMx->CR2;
- 800fe20: 687b ldr r3, [r7, #4]
- 800fe22: 685b ldr r3, [r3, #4]
- 800fe24: 613b str r3, [r7, #16]
- /* Get the TIMx CCMR1 register value */
- tmpccmrx = TIMx->CCMR1;
- 800fe26: 687b ldr r3, [r7, #4]
- 800fe28: 699b ldr r3, [r3, #24]
- 800fe2a: 60fb str r3, [r7, #12]
- /* Reset the Output Compare mode and Capture/Compare selection Bits */
- tmpccmrx &= ~TIM_CCMR1_OC2M;
- 800fe2c: 68fa ldr r2, [r7, #12]
- 800fe2e: 4b34 ldr r3, [pc, #208] @ (800ff00 <TIM_OC2_SetConfig+0xfc>)
- 800fe30: 4013 ands r3, r2
- 800fe32: 60fb str r3, [r7, #12]
- tmpccmrx &= ~TIM_CCMR1_CC2S;
- 800fe34: 68fb ldr r3, [r7, #12]
- 800fe36: f423 7340 bic.w r3, r3, #768 @ 0x300
- 800fe3a: 60fb str r3, [r7, #12]
- /* Select the Output Compare Mode */
- tmpccmrx |= (OC_Config->OCMode << 8U);
- 800fe3c: 683b ldr r3, [r7, #0]
- 800fe3e: 681b ldr r3, [r3, #0]
- 800fe40: 021b lsls r3, r3, #8
- 800fe42: 68fa ldr r2, [r7, #12]
- 800fe44: 4313 orrs r3, r2
- 800fe46: 60fb str r3, [r7, #12]
- /* Reset the Output Polarity level */
- tmpccer &= ~TIM_CCER_CC2P;
- 800fe48: 697b ldr r3, [r7, #20]
- 800fe4a: f023 0320 bic.w r3, r3, #32
- 800fe4e: 617b str r3, [r7, #20]
- /* Set the Output Compare Polarity */
- tmpccer |= (OC_Config->OCPolarity << 4U);
- 800fe50: 683b ldr r3, [r7, #0]
- 800fe52: 689b ldr r3, [r3, #8]
- 800fe54: 011b lsls r3, r3, #4
- 800fe56: 697a ldr r2, [r7, #20]
- 800fe58: 4313 orrs r3, r2
- 800fe5a: 617b str r3, [r7, #20]
- if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
- 800fe5c: 687b ldr r3, [r7, #4]
- 800fe5e: 4a29 ldr r2, [pc, #164] @ (800ff04 <TIM_OC2_SetConfig+0x100>)
- 800fe60: 4293 cmp r3, r2
- 800fe62: d003 beq.n 800fe6c <TIM_OC2_SetConfig+0x68>
- 800fe64: 687b ldr r3, [r7, #4]
- 800fe66: 4a28 ldr r2, [pc, #160] @ (800ff08 <TIM_OC2_SetConfig+0x104>)
- 800fe68: 4293 cmp r3, r2
- 800fe6a: d10d bne.n 800fe88 <TIM_OC2_SetConfig+0x84>
- {
- assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
- /* Reset the Output N Polarity level */
- tmpccer &= ~TIM_CCER_CC2NP;
- 800fe6c: 697b ldr r3, [r7, #20]
- 800fe6e: f023 0380 bic.w r3, r3, #128 @ 0x80
- 800fe72: 617b str r3, [r7, #20]
- /* Set the Output N Polarity */
- tmpccer |= (OC_Config->OCNPolarity << 4U);
- 800fe74: 683b ldr r3, [r7, #0]
- 800fe76: 68db ldr r3, [r3, #12]
- 800fe78: 011b lsls r3, r3, #4
- 800fe7a: 697a ldr r2, [r7, #20]
- 800fe7c: 4313 orrs r3, r2
- 800fe7e: 617b str r3, [r7, #20]
- /* Reset the Output N State */
- tmpccer &= ~TIM_CCER_CC2NE;
- 800fe80: 697b ldr r3, [r7, #20]
- 800fe82: f023 0340 bic.w r3, r3, #64 @ 0x40
- 800fe86: 617b str r3, [r7, #20]
- }
- if (IS_TIM_BREAK_INSTANCE(TIMx))
- 800fe88: 687b ldr r3, [r7, #4]
- 800fe8a: 4a1e ldr r2, [pc, #120] @ (800ff04 <TIM_OC2_SetConfig+0x100>)
- 800fe8c: 4293 cmp r3, r2
- 800fe8e: d00f beq.n 800feb0 <TIM_OC2_SetConfig+0xac>
- 800fe90: 687b ldr r3, [r7, #4]
- 800fe92: 4a1d ldr r2, [pc, #116] @ (800ff08 <TIM_OC2_SetConfig+0x104>)
- 800fe94: 4293 cmp r3, r2
- 800fe96: d00b beq.n 800feb0 <TIM_OC2_SetConfig+0xac>
- 800fe98: 687b ldr r3, [r7, #4]
- 800fe9a: 4a1c ldr r2, [pc, #112] @ (800ff0c <TIM_OC2_SetConfig+0x108>)
- 800fe9c: 4293 cmp r3, r2
- 800fe9e: d007 beq.n 800feb0 <TIM_OC2_SetConfig+0xac>
- 800fea0: 687b ldr r3, [r7, #4]
- 800fea2: 4a1b ldr r2, [pc, #108] @ (800ff10 <TIM_OC2_SetConfig+0x10c>)
- 800fea4: 4293 cmp r3, r2
- 800fea6: d003 beq.n 800feb0 <TIM_OC2_SetConfig+0xac>
- 800fea8: 687b ldr r3, [r7, #4]
- 800feaa: 4a1a ldr r2, [pc, #104] @ (800ff14 <TIM_OC2_SetConfig+0x110>)
- 800feac: 4293 cmp r3, r2
- 800feae: d113 bne.n 800fed8 <TIM_OC2_SetConfig+0xd4>
- /* Check parameters */
- assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
- assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
- /* Reset the Output Compare and Output Compare N IDLE State */
- tmpcr2 &= ~TIM_CR2_OIS2;
- 800feb0: 693b ldr r3, [r7, #16]
- 800feb2: f423 6380 bic.w r3, r3, #1024 @ 0x400
- 800feb6: 613b str r3, [r7, #16]
- tmpcr2 &= ~TIM_CR2_OIS2N;
- 800feb8: 693b ldr r3, [r7, #16]
- 800feba: f423 6300 bic.w r3, r3, #2048 @ 0x800
- 800febe: 613b str r3, [r7, #16]
- /* Set the Output Idle state */
- tmpcr2 |= (OC_Config->OCIdleState << 2U);
- 800fec0: 683b ldr r3, [r7, #0]
- 800fec2: 695b ldr r3, [r3, #20]
- 800fec4: 009b lsls r3, r3, #2
- 800fec6: 693a ldr r2, [r7, #16]
- 800fec8: 4313 orrs r3, r2
- 800feca: 613b str r3, [r7, #16]
- /* Set the Output N Idle state */
- tmpcr2 |= (OC_Config->OCNIdleState << 2U);
- 800fecc: 683b ldr r3, [r7, #0]
- 800fece: 699b ldr r3, [r3, #24]
- 800fed0: 009b lsls r3, r3, #2
- 800fed2: 693a ldr r2, [r7, #16]
- 800fed4: 4313 orrs r3, r2
- 800fed6: 613b str r3, [r7, #16]
- }
- /* Write to TIMx CR2 */
- TIMx->CR2 = tmpcr2;
- 800fed8: 687b ldr r3, [r7, #4]
- 800feda: 693a ldr r2, [r7, #16]
- 800fedc: 605a str r2, [r3, #4]
- /* Write to TIMx CCMR1 */
- TIMx->CCMR1 = tmpccmrx;
- 800fede: 687b ldr r3, [r7, #4]
- 800fee0: 68fa ldr r2, [r7, #12]
- 800fee2: 619a str r2, [r3, #24]
- /* Set the Capture Compare Register value */
- TIMx->CCR2 = OC_Config->Pulse;
- 800fee4: 683b ldr r3, [r7, #0]
- 800fee6: 685a ldr r2, [r3, #4]
- 800fee8: 687b ldr r3, [r7, #4]
- 800feea: 639a str r2, [r3, #56] @ 0x38
- /* Write to TIMx CCER */
- TIMx->CCER = tmpccer;
- 800feec: 687b ldr r3, [r7, #4]
- 800feee: 697a ldr r2, [r7, #20]
- 800fef0: 621a str r2, [r3, #32]
- }
- 800fef2: bf00 nop
- 800fef4: 371c adds r7, #28
- 800fef6: 46bd mov sp, r7
- 800fef8: f85d 7b04 ldr.w r7, [sp], #4
- 800fefc: 4770 bx lr
- 800fefe: bf00 nop
- 800ff00: feff8fff .word 0xfeff8fff
- 800ff04: 40010000 .word 0x40010000
- 800ff08: 40010400 .word 0x40010400
- 800ff0c: 40014000 .word 0x40014000
- 800ff10: 40014400 .word 0x40014400
- 800ff14: 40014800 .word 0x40014800
- 0800ff18 <TIM_OC3_SetConfig>:
- * @param TIMx to select the TIM peripheral
- * @param OC_Config The output configuration structure
- * @retval None
- */
- static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
- {
- 800ff18: b480 push {r7}
- 800ff1a: b087 sub sp, #28
- 800ff1c: af00 add r7, sp, #0
- 800ff1e: 6078 str r0, [r7, #4]
- 800ff20: 6039 str r1, [r7, #0]
- uint32_t tmpccmrx;
- uint32_t tmpccer;
- uint32_t tmpcr2;
- /* Get the TIMx CCER register value */
- tmpccer = TIMx->CCER;
- 800ff22: 687b ldr r3, [r7, #4]
- 800ff24: 6a1b ldr r3, [r3, #32]
- 800ff26: 617b str r3, [r7, #20]
- /* Disable the Channel 3: Reset the CC2E Bit */
- TIMx->CCER &= ~TIM_CCER_CC3E;
- 800ff28: 687b ldr r3, [r7, #4]
- 800ff2a: 6a1b ldr r3, [r3, #32]
- 800ff2c: f423 7280 bic.w r2, r3, #256 @ 0x100
- 800ff30: 687b ldr r3, [r7, #4]
- 800ff32: 621a str r2, [r3, #32]
- /* Get the TIMx CR2 register value */
- tmpcr2 = TIMx->CR2;
- 800ff34: 687b ldr r3, [r7, #4]
- 800ff36: 685b ldr r3, [r3, #4]
- 800ff38: 613b str r3, [r7, #16]
- /* Get the TIMx CCMR2 register value */
- tmpccmrx = TIMx->CCMR2;
- 800ff3a: 687b ldr r3, [r7, #4]
- 800ff3c: 69db ldr r3, [r3, #28]
- 800ff3e: 60fb str r3, [r7, #12]
- /* Reset the Output Compare mode and Capture/Compare selection Bits */
- tmpccmrx &= ~TIM_CCMR2_OC3M;
- 800ff40: 68fa ldr r2, [r7, #12]
- 800ff42: 4b33 ldr r3, [pc, #204] @ (8010010 <TIM_OC3_SetConfig+0xf8>)
- 800ff44: 4013 ands r3, r2
- 800ff46: 60fb str r3, [r7, #12]
- tmpccmrx &= ~TIM_CCMR2_CC3S;
- 800ff48: 68fb ldr r3, [r7, #12]
- 800ff4a: f023 0303 bic.w r3, r3, #3
- 800ff4e: 60fb str r3, [r7, #12]
- /* Select the Output Compare Mode */
- tmpccmrx |= OC_Config->OCMode;
- 800ff50: 683b ldr r3, [r7, #0]
- 800ff52: 681b ldr r3, [r3, #0]
- 800ff54: 68fa ldr r2, [r7, #12]
- 800ff56: 4313 orrs r3, r2
- 800ff58: 60fb str r3, [r7, #12]
- /* Reset the Output Polarity level */
- tmpccer &= ~TIM_CCER_CC3P;
- 800ff5a: 697b ldr r3, [r7, #20]
- 800ff5c: f423 7300 bic.w r3, r3, #512 @ 0x200
- 800ff60: 617b str r3, [r7, #20]
- /* Set the Output Compare Polarity */
- tmpccer |= (OC_Config->OCPolarity << 8U);
- 800ff62: 683b ldr r3, [r7, #0]
- 800ff64: 689b ldr r3, [r3, #8]
- 800ff66: 021b lsls r3, r3, #8
- 800ff68: 697a ldr r2, [r7, #20]
- 800ff6a: 4313 orrs r3, r2
- 800ff6c: 617b str r3, [r7, #20]
- if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
- 800ff6e: 687b ldr r3, [r7, #4]
- 800ff70: 4a28 ldr r2, [pc, #160] @ (8010014 <TIM_OC3_SetConfig+0xfc>)
- 800ff72: 4293 cmp r3, r2
- 800ff74: d003 beq.n 800ff7e <TIM_OC3_SetConfig+0x66>
- 800ff76: 687b ldr r3, [r7, #4]
- 800ff78: 4a27 ldr r2, [pc, #156] @ (8010018 <TIM_OC3_SetConfig+0x100>)
- 800ff7a: 4293 cmp r3, r2
- 800ff7c: d10d bne.n 800ff9a <TIM_OC3_SetConfig+0x82>
- {
- assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
- /* Reset the Output N Polarity level */
- tmpccer &= ~TIM_CCER_CC3NP;
- 800ff7e: 697b ldr r3, [r7, #20]
- 800ff80: f423 6300 bic.w r3, r3, #2048 @ 0x800
- 800ff84: 617b str r3, [r7, #20]
- /* Set the Output N Polarity */
- tmpccer |= (OC_Config->OCNPolarity << 8U);
- 800ff86: 683b ldr r3, [r7, #0]
- 800ff88: 68db ldr r3, [r3, #12]
- 800ff8a: 021b lsls r3, r3, #8
- 800ff8c: 697a ldr r2, [r7, #20]
- 800ff8e: 4313 orrs r3, r2
- 800ff90: 617b str r3, [r7, #20]
- /* Reset the Output N State */
- tmpccer &= ~TIM_CCER_CC3NE;
- 800ff92: 697b ldr r3, [r7, #20]
- 800ff94: f423 6380 bic.w r3, r3, #1024 @ 0x400
- 800ff98: 617b str r3, [r7, #20]
- }
- if (IS_TIM_BREAK_INSTANCE(TIMx))
- 800ff9a: 687b ldr r3, [r7, #4]
- 800ff9c: 4a1d ldr r2, [pc, #116] @ (8010014 <TIM_OC3_SetConfig+0xfc>)
- 800ff9e: 4293 cmp r3, r2
- 800ffa0: d00f beq.n 800ffc2 <TIM_OC3_SetConfig+0xaa>
- 800ffa2: 687b ldr r3, [r7, #4]
- 800ffa4: 4a1c ldr r2, [pc, #112] @ (8010018 <TIM_OC3_SetConfig+0x100>)
- 800ffa6: 4293 cmp r3, r2
- 800ffa8: d00b beq.n 800ffc2 <TIM_OC3_SetConfig+0xaa>
- 800ffaa: 687b ldr r3, [r7, #4]
- 800ffac: 4a1b ldr r2, [pc, #108] @ (801001c <TIM_OC3_SetConfig+0x104>)
- 800ffae: 4293 cmp r3, r2
- 800ffb0: d007 beq.n 800ffc2 <TIM_OC3_SetConfig+0xaa>
- 800ffb2: 687b ldr r3, [r7, #4]
- 800ffb4: 4a1a ldr r2, [pc, #104] @ (8010020 <TIM_OC3_SetConfig+0x108>)
- 800ffb6: 4293 cmp r3, r2
- 800ffb8: d003 beq.n 800ffc2 <TIM_OC3_SetConfig+0xaa>
- 800ffba: 687b ldr r3, [r7, #4]
- 800ffbc: 4a19 ldr r2, [pc, #100] @ (8010024 <TIM_OC3_SetConfig+0x10c>)
- 800ffbe: 4293 cmp r3, r2
- 800ffc0: d113 bne.n 800ffea <TIM_OC3_SetConfig+0xd2>
- /* Check parameters */
- assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
- assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
- /* Reset the Output Compare and Output Compare N IDLE State */
- tmpcr2 &= ~TIM_CR2_OIS3;
- 800ffc2: 693b ldr r3, [r7, #16]
- 800ffc4: f423 5380 bic.w r3, r3, #4096 @ 0x1000
- 800ffc8: 613b str r3, [r7, #16]
- tmpcr2 &= ~TIM_CR2_OIS3N;
- 800ffca: 693b ldr r3, [r7, #16]
- 800ffcc: f423 5300 bic.w r3, r3, #8192 @ 0x2000
- 800ffd0: 613b str r3, [r7, #16]
- /* Set the Output Idle state */
- tmpcr2 |= (OC_Config->OCIdleState << 4U);
- 800ffd2: 683b ldr r3, [r7, #0]
- 800ffd4: 695b ldr r3, [r3, #20]
- 800ffd6: 011b lsls r3, r3, #4
- 800ffd8: 693a ldr r2, [r7, #16]
- 800ffda: 4313 orrs r3, r2
- 800ffdc: 613b str r3, [r7, #16]
- /* Set the Output N Idle state */
- tmpcr2 |= (OC_Config->OCNIdleState << 4U);
- 800ffde: 683b ldr r3, [r7, #0]
- 800ffe0: 699b ldr r3, [r3, #24]
- 800ffe2: 011b lsls r3, r3, #4
- 800ffe4: 693a ldr r2, [r7, #16]
- 800ffe6: 4313 orrs r3, r2
- 800ffe8: 613b str r3, [r7, #16]
- }
- /* Write to TIMx CR2 */
- TIMx->CR2 = tmpcr2;
- 800ffea: 687b ldr r3, [r7, #4]
- 800ffec: 693a ldr r2, [r7, #16]
- 800ffee: 605a str r2, [r3, #4]
- /* Write to TIMx CCMR2 */
- TIMx->CCMR2 = tmpccmrx;
- 800fff0: 687b ldr r3, [r7, #4]
- 800fff2: 68fa ldr r2, [r7, #12]
- 800fff4: 61da str r2, [r3, #28]
- /* Set the Capture Compare Register value */
- TIMx->CCR3 = OC_Config->Pulse;
- 800fff6: 683b ldr r3, [r7, #0]
- 800fff8: 685a ldr r2, [r3, #4]
- 800fffa: 687b ldr r3, [r7, #4]
- 800fffc: 63da str r2, [r3, #60] @ 0x3c
- /* Write to TIMx CCER */
- TIMx->CCER = tmpccer;
- 800fffe: 687b ldr r3, [r7, #4]
- 8010000: 697a ldr r2, [r7, #20]
- 8010002: 621a str r2, [r3, #32]
- }
- 8010004: bf00 nop
- 8010006: 371c adds r7, #28
- 8010008: 46bd mov sp, r7
- 801000a: f85d 7b04 ldr.w r7, [sp], #4
- 801000e: 4770 bx lr
- 8010010: fffeff8f .word 0xfffeff8f
- 8010014: 40010000 .word 0x40010000
- 8010018: 40010400 .word 0x40010400
- 801001c: 40014000 .word 0x40014000
- 8010020: 40014400 .word 0x40014400
- 8010024: 40014800 .word 0x40014800
- 08010028 <TIM_OC4_SetConfig>:
- * @param TIMx to select the TIM peripheral
- * @param OC_Config The output configuration structure
- * @retval None
- */
- static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
- {
- 8010028: b480 push {r7}
- 801002a: b087 sub sp, #28
- 801002c: af00 add r7, sp, #0
- 801002e: 6078 str r0, [r7, #4]
- 8010030: 6039 str r1, [r7, #0]
- uint32_t tmpccmrx;
- uint32_t tmpccer;
- uint32_t tmpcr2;
- /* Get the TIMx CCER register value */
- tmpccer = TIMx->CCER;
- 8010032: 687b ldr r3, [r7, #4]
- 8010034: 6a1b ldr r3, [r3, #32]
- 8010036: 613b str r3, [r7, #16]
- /* Disable the Channel 4: Reset the CC4E Bit */
- TIMx->CCER &= ~TIM_CCER_CC4E;
- 8010038: 687b ldr r3, [r7, #4]
- 801003a: 6a1b ldr r3, [r3, #32]
- 801003c: f423 5280 bic.w r2, r3, #4096 @ 0x1000
- 8010040: 687b ldr r3, [r7, #4]
- 8010042: 621a str r2, [r3, #32]
- /* Get the TIMx CR2 register value */
- tmpcr2 = TIMx->CR2;
- 8010044: 687b ldr r3, [r7, #4]
- 8010046: 685b ldr r3, [r3, #4]
- 8010048: 617b str r3, [r7, #20]
- /* Get the TIMx CCMR2 register value */
- tmpccmrx = TIMx->CCMR2;
- 801004a: 687b ldr r3, [r7, #4]
- 801004c: 69db ldr r3, [r3, #28]
- 801004e: 60fb str r3, [r7, #12]
- /* Reset the Output Compare mode and Capture/Compare selection Bits */
- tmpccmrx &= ~TIM_CCMR2_OC4M;
- 8010050: 68fa ldr r2, [r7, #12]
- 8010052: 4b24 ldr r3, [pc, #144] @ (80100e4 <TIM_OC4_SetConfig+0xbc>)
- 8010054: 4013 ands r3, r2
- 8010056: 60fb str r3, [r7, #12]
- tmpccmrx &= ~TIM_CCMR2_CC4S;
- 8010058: 68fb ldr r3, [r7, #12]
- 801005a: f423 7340 bic.w r3, r3, #768 @ 0x300
- 801005e: 60fb str r3, [r7, #12]
- /* Select the Output Compare Mode */
- tmpccmrx |= (OC_Config->OCMode << 8U);
- 8010060: 683b ldr r3, [r7, #0]
- 8010062: 681b ldr r3, [r3, #0]
- 8010064: 021b lsls r3, r3, #8
- 8010066: 68fa ldr r2, [r7, #12]
- 8010068: 4313 orrs r3, r2
- 801006a: 60fb str r3, [r7, #12]
- /* Reset the Output Polarity level */
- tmpccer &= ~TIM_CCER_CC4P;
- 801006c: 693b ldr r3, [r7, #16]
- 801006e: f423 5300 bic.w r3, r3, #8192 @ 0x2000
- 8010072: 613b str r3, [r7, #16]
- /* Set the Output Compare Polarity */
- tmpccer |= (OC_Config->OCPolarity << 12U);
- 8010074: 683b ldr r3, [r7, #0]
- 8010076: 689b ldr r3, [r3, #8]
- 8010078: 031b lsls r3, r3, #12
- 801007a: 693a ldr r2, [r7, #16]
- 801007c: 4313 orrs r3, r2
- 801007e: 613b str r3, [r7, #16]
- if (IS_TIM_BREAK_INSTANCE(TIMx))
- 8010080: 687b ldr r3, [r7, #4]
- 8010082: 4a19 ldr r2, [pc, #100] @ (80100e8 <TIM_OC4_SetConfig+0xc0>)
- 8010084: 4293 cmp r3, r2
- 8010086: d00f beq.n 80100a8 <TIM_OC4_SetConfig+0x80>
- 8010088: 687b ldr r3, [r7, #4]
- 801008a: 4a18 ldr r2, [pc, #96] @ (80100ec <TIM_OC4_SetConfig+0xc4>)
- 801008c: 4293 cmp r3, r2
- 801008e: d00b beq.n 80100a8 <TIM_OC4_SetConfig+0x80>
- 8010090: 687b ldr r3, [r7, #4]
- 8010092: 4a17 ldr r2, [pc, #92] @ (80100f0 <TIM_OC4_SetConfig+0xc8>)
- 8010094: 4293 cmp r3, r2
- 8010096: d007 beq.n 80100a8 <TIM_OC4_SetConfig+0x80>
- 8010098: 687b ldr r3, [r7, #4]
- 801009a: 4a16 ldr r2, [pc, #88] @ (80100f4 <TIM_OC4_SetConfig+0xcc>)
- 801009c: 4293 cmp r3, r2
- 801009e: d003 beq.n 80100a8 <TIM_OC4_SetConfig+0x80>
- 80100a0: 687b ldr r3, [r7, #4]
- 80100a2: 4a15 ldr r2, [pc, #84] @ (80100f8 <TIM_OC4_SetConfig+0xd0>)
- 80100a4: 4293 cmp r3, r2
- 80100a6: d109 bne.n 80100bc <TIM_OC4_SetConfig+0x94>
- {
- /* Check parameters */
- assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
- /* Reset the Output Compare IDLE State */
- tmpcr2 &= ~TIM_CR2_OIS4;
- 80100a8: 697b ldr r3, [r7, #20]
- 80100aa: f423 4380 bic.w r3, r3, #16384 @ 0x4000
- 80100ae: 617b str r3, [r7, #20]
- /* Set the Output Idle state */
- tmpcr2 |= (OC_Config->OCIdleState << 6U);
- 80100b0: 683b ldr r3, [r7, #0]
- 80100b2: 695b ldr r3, [r3, #20]
- 80100b4: 019b lsls r3, r3, #6
- 80100b6: 697a ldr r2, [r7, #20]
- 80100b8: 4313 orrs r3, r2
- 80100ba: 617b str r3, [r7, #20]
- }
- /* Write to TIMx CR2 */
- TIMx->CR2 = tmpcr2;
- 80100bc: 687b ldr r3, [r7, #4]
- 80100be: 697a ldr r2, [r7, #20]
- 80100c0: 605a str r2, [r3, #4]
- /* Write to TIMx CCMR2 */
- TIMx->CCMR2 = tmpccmrx;
- 80100c2: 687b ldr r3, [r7, #4]
- 80100c4: 68fa ldr r2, [r7, #12]
- 80100c6: 61da str r2, [r3, #28]
- /* Set the Capture Compare Register value */
- TIMx->CCR4 = OC_Config->Pulse;
- 80100c8: 683b ldr r3, [r7, #0]
- 80100ca: 685a ldr r2, [r3, #4]
- 80100cc: 687b ldr r3, [r7, #4]
- 80100ce: 641a str r2, [r3, #64] @ 0x40
- /* Write to TIMx CCER */
- TIMx->CCER = tmpccer;
- 80100d0: 687b ldr r3, [r7, #4]
- 80100d2: 693a ldr r2, [r7, #16]
- 80100d4: 621a str r2, [r3, #32]
- }
- 80100d6: bf00 nop
- 80100d8: 371c adds r7, #28
- 80100da: 46bd mov sp, r7
- 80100dc: f85d 7b04 ldr.w r7, [sp], #4
- 80100e0: 4770 bx lr
- 80100e2: bf00 nop
- 80100e4: feff8fff .word 0xfeff8fff
- 80100e8: 40010000 .word 0x40010000
- 80100ec: 40010400 .word 0x40010400
- 80100f0: 40014000 .word 0x40014000
- 80100f4: 40014400 .word 0x40014400
- 80100f8: 40014800 .word 0x40014800
- 080100fc <TIM_OC5_SetConfig>:
- * @param OC_Config The output configuration structure
- * @retval None
- */
- static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
- const TIM_OC_InitTypeDef *OC_Config)
- {
- 80100fc: b480 push {r7}
- 80100fe: b087 sub sp, #28
- 8010100: af00 add r7, sp, #0
- 8010102: 6078 str r0, [r7, #4]
- 8010104: 6039 str r1, [r7, #0]
- uint32_t tmpccmrx;
- uint32_t tmpccer;
- uint32_t tmpcr2;
- /* Get the TIMx CCER register value */
- tmpccer = TIMx->CCER;
- 8010106: 687b ldr r3, [r7, #4]
- 8010108: 6a1b ldr r3, [r3, #32]
- 801010a: 613b str r3, [r7, #16]
- /* Disable the output: Reset the CCxE Bit */
- TIMx->CCER &= ~TIM_CCER_CC5E;
- 801010c: 687b ldr r3, [r7, #4]
- 801010e: 6a1b ldr r3, [r3, #32]
- 8010110: f423 3280 bic.w r2, r3, #65536 @ 0x10000
- 8010114: 687b ldr r3, [r7, #4]
- 8010116: 621a str r2, [r3, #32]
- /* Get the TIMx CR2 register value */
- tmpcr2 = TIMx->CR2;
- 8010118: 687b ldr r3, [r7, #4]
- 801011a: 685b ldr r3, [r3, #4]
- 801011c: 617b str r3, [r7, #20]
- /* Get the TIMx CCMR1 register value */
- tmpccmrx = TIMx->CCMR3;
- 801011e: 687b ldr r3, [r7, #4]
- 8010120: 6d5b ldr r3, [r3, #84] @ 0x54
- 8010122: 60fb str r3, [r7, #12]
- /* Reset the Output Compare Mode Bits */
- tmpccmrx &= ~(TIM_CCMR3_OC5M);
- 8010124: 68fa ldr r2, [r7, #12]
- 8010126: 4b21 ldr r3, [pc, #132] @ (80101ac <TIM_OC5_SetConfig+0xb0>)
- 8010128: 4013 ands r3, r2
- 801012a: 60fb str r3, [r7, #12]
- /* Select the Output Compare Mode */
- tmpccmrx |= OC_Config->OCMode;
- 801012c: 683b ldr r3, [r7, #0]
- 801012e: 681b ldr r3, [r3, #0]
- 8010130: 68fa ldr r2, [r7, #12]
- 8010132: 4313 orrs r3, r2
- 8010134: 60fb str r3, [r7, #12]
- /* Reset the Output Polarity level */
- tmpccer &= ~TIM_CCER_CC5P;
- 8010136: 693b ldr r3, [r7, #16]
- 8010138: f423 3300 bic.w r3, r3, #131072 @ 0x20000
- 801013c: 613b str r3, [r7, #16]
- /* Set the Output Compare Polarity */
- tmpccer |= (OC_Config->OCPolarity << 16U);
- 801013e: 683b ldr r3, [r7, #0]
- 8010140: 689b ldr r3, [r3, #8]
- 8010142: 041b lsls r3, r3, #16
- 8010144: 693a ldr r2, [r7, #16]
- 8010146: 4313 orrs r3, r2
- 8010148: 613b str r3, [r7, #16]
- if (IS_TIM_BREAK_INSTANCE(TIMx))
- 801014a: 687b ldr r3, [r7, #4]
- 801014c: 4a18 ldr r2, [pc, #96] @ (80101b0 <TIM_OC5_SetConfig+0xb4>)
- 801014e: 4293 cmp r3, r2
- 8010150: d00f beq.n 8010172 <TIM_OC5_SetConfig+0x76>
- 8010152: 687b ldr r3, [r7, #4]
- 8010154: 4a17 ldr r2, [pc, #92] @ (80101b4 <TIM_OC5_SetConfig+0xb8>)
- 8010156: 4293 cmp r3, r2
- 8010158: d00b beq.n 8010172 <TIM_OC5_SetConfig+0x76>
- 801015a: 687b ldr r3, [r7, #4]
- 801015c: 4a16 ldr r2, [pc, #88] @ (80101b8 <TIM_OC5_SetConfig+0xbc>)
- 801015e: 4293 cmp r3, r2
- 8010160: d007 beq.n 8010172 <TIM_OC5_SetConfig+0x76>
- 8010162: 687b ldr r3, [r7, #4]
- 8010164: 4a15 ldr r2, [pc, #84] @ (80101bc <TIM_OC5_SetConfig+0xc0>)
- 8010166: 4293 cmp r3, r2
- 8010168: d003 beq.n 8010172 <TIM_OC5_SetConfig+0x76>
- 801016a: 687b ldr r3, [r7, #4]
- 801016c: 4a14 ldr r2, [pc, #80] @ (80101c0 <TIM_OC5_SetConfig+0xc4>)
- 801016e: 4293 cmp r3, r2
- 8010170: d109 bne.n 8010186 <TIM_OC5_SetConfig+0x8a>
- {
- /* Reset the Output Compare IDLE State */
- tmpcr2 &= ~TIM_CR2_OIS5;
- 8010172: 697b ldr r3, [r7, #20]
- 8010174: f423 3380 bic.w r3, r3, #65536 @ 0x10000
- 8010178: 617b str r3, [r7, #20]
- /* Set the Output Idle state */
- tmpcr2 |= (OC_Config->OCIdleState << 8U);
- 801017a: 683b ldr r3, [r7, #0]
- 801017c: 695b ldr r3, [r3, #20]
- 801017e: 021b lsls r3, r3, #8
- 8010180: 697a ldr r2, [r7, #20]
- 8010182: 4313 orrs r3, r2
- 8010184: 617b str r3, [r7, #20]
- }
- /* Write to TIMx CR2 */
- TIMx->CR2 = tmpcr2;
- 8010186: 687b ldr r3, [r7, #4]
- 8010188: 697a ldr r2, [r7, #20]
- 801018a: 605a str r2, [r3, #4]
- /* Write to TIMx CCMR3 */
- TIMx->CCMR3 = tmpccmrx;
- 801018c: 687b ldr r3, [r7, #4]
- 801018e: 68fa ldr r2, [r7, #12]
- 8010190: 655a str r2, [r3, #84] @ 0x54
- /* Set the Capture Compare Register value */
- TIMx->CCR5 = OC_Config->Pulse;
- 8010192: 683b ldr r3, [r7, #0]
- 8010194: 685a ldr r2, [r3, #4]
- 8010196: 687b ldr r3, [r7, #4]
- 8010198: 659a str r2, [r3, #88] @ 0x58
- /* Write to TIMx CCER */
- TIMx->CCER = tmpccer;
- 801019a: 687b ldr r3, [r7, #4]
- 801019c: 693a ldr r2, [r7, #16]
- 801019e: 621a str r2, [r3, #32]
- }
- 80101a0: bf00 nop
- 80101a2: 371c adds r7, #28
- 80101a4: 46bd mov sp, r7
- 80101a6: f85d 7b04 ldr.w r7, [sp], #4
- 80101aa: 4770 bx lr
- 80101ac: fffeff8f .word 0xfffeff8f
- 80101b0: 40010000 .word 0x40010000
- 80101b4: 40010400 .word 0x40010400
- 80101b8: 40014000 .word 0x40014000
- 80101bc: 40014400 .word 0x40014400
- 80101c0: 40014800 .word 0x40014800
- 080101c4 <TIM_OC6_SetConfig>:
- * @param OC_Config The output configuration structure
- * @retval None
- */
- static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
- const TIM_OC_InitTypeDef *OC_Config)
- {
- 80101c4: b480 push {r7}
- 80101c6: b087 sub sp, #28
- 80101c8: af00 add r7, sp, #0
- 80101ca: 6078 str r0, [r7, #4]
- 80101cc: 6039 str r1, [r7, #0]
- uint32_t tmpccmrx;
- uint32_t tmpccer;
- uint32_t tmpcr2;
- /* Get the TIMx CCER register value */
- tmpccer = TIMx->CCER;
- 80101ce: 687b ldr r3, [r7, #4]
- 80101d0: 6a1b ldr r3, [r3, #32]
- 80101d2: 613b str r3, [r7, #16]
- /* Disable the output: Reset the CCxE Bit */
- TIMx->CCER &= ~TIM_CCER_CC6E;
- 80101d4: 687b ldr r3, [r7, #4]
- 80101d6: 6a1b ldr r3, [r3, #32]
- 80101d8: f423 1280 bic.w r2, r3, #1048576 @ 0x100000
- 80101dc: 687b ldr r3, [r7, #4]
- 80101de: 621a str r2, [r3, #32]
- /* Get the TIMx CR2 register value */
- tmpcr2 = TIMx->CR2;
- 80101e0: 687b ldr r3, [r7, #4]
- 80101e2: 685b ldr r3, [r3, #4]
- 80101e4: 617b str r3, [r7, #20]
- /* Get the TIMx CCMR1 register value */
- tmpccmrx = TIMx->CCMR3;
- 80101e6: 687b ldr r3, [r7, #4]
- 80101e8: 6d5b ldr r3, [r3, #84] @ 0x54
- 80101ea: 60fb str r3, [r7, #12]
- /* Reset the Output Compare Mode Bits */
- tmpccmrx &= ~(TIM_CCMR3_OC6M);
- 80101ec: 68fa ldr r2, [r7, #12]
- 80101ee: 4b22 ldr r3, [pc, #136] @ (8010278 <TIM_OC6_SetConfig+0xb4>)
- 80101f0: 4013 ands r3, r2
- 80101f2: 60fb str r3, [r7, #12]
- /* Select the Output Compare Mode */
- tmpccmrx |= (OC_Config->OCMode << 8U);
- 80101f4: 683b ldr r3, [r7, #0]
- 80101f6: 681b ldr r3, [r3, #0]
- 80101f8: 021b lsls r3, r3, #8
- 80101fa: 68fa ldr r2, [r7, #12]
- 80101fc: 4313 orrs r3, r2
- 80101fe: 60fb str r3, [r7, #12]
- /* Reset the Output Polarity level */
- tmpccer &= (uint32_t)~TIM_CCER_CC6P;
- 8010200: 693b ldr r3, [r7, #16]
- 8010202: f423 1300 bic.w r3, r3, #2097152 @ 0x200000
- 8010206: 613b str r3, [r7, #16]
- /* Set the Output Compare Polarity */
- tmpccer |= (OC_Config->OCPolarity << 20U);
- 8010208: 683b ldr r3, [r7, #0]
- 801020a: 689b ldr r3, [r3, #8]
- 801020c: 051b lsls r3, r3, #20
- 801020e: 693a ldr r2, [r7, #16]
- 8010210: 4313 orrs r3, r2
- 8010212: 613b str r3, [r7, #16]
- if (IS_TIM_BREAK_INSTANCE(TIMx))
- 8010214: 687b ldr r3, [r7, #4]
- 8010216: 4a19 ldr r2, [pc, #100] @ (801027c <TIM_OC6_SetConfig+0xb8>)
- 8010218: 4293 cmp r3, r2
- 801021a: d00f beq.n 801023c <TIM_OC6_SetConfig+0x78>
- 801021c: 687b ldr r3, [r7, #4]
- 801021e: 4a18 ldr r2, [pc, #96] @ (8010280 <TIM_OC6_SetConfig+0xbc>)
- 8010220: 4293 cmp r3, r2
- 8010222: d00b beq.n 801023c <TIM_OC6_SetConfig+0x78>
- 8010224: 687b ldr r3, [r7, #4]
- 8010226: 4a17 ldr r2, [pc, #92] @ (8010284 <TIM_OC6_SetConfig+0xc0>)
- 8010228: 4293 cmp r3, r2
- 801022a: d007 beq.n 801023c <TIM_OC6_SetConfig+0x78>
- 801022c: 687b ldr r3, [r7, #4]
- 801022e: 4a16 ldr r2, [pc, #88] @ (8010288 <TIM_OC6_SetConfig+0xc4>)
- 8010230: 4293 cmp r3, r2
- 8010232: d003 beq.n 801023c <TIM_OC6_SetConfig+0x78>
- 8010234: 687b ldr r3, [r7, #4]
- 8010236: 4a15 ldr r2, [pc, #84] @ (801028c <TIM_OC6_SetConfig+0xc8>)
- 8010238: 4293 cmp r3, r2
- 801023a: d109 bne.n 8010250 <TIM_OC6_SetConfig+0x8c>
- {
- /* Reset the Output Compare IDLE State */
- tmpcr2 &= ~TIM_CR2_OIS6;
- 801023c: 697b ldr r3, [r7, #20]
- 801023e: f423 2380 bic.w r3, r3, #262144 @ 0x40000
- 8010242: 617b str r3, [r7, #20]
- /* Set the Output Idle state */
- tmpcr2 |= (OC_Config->OCIdleState << 10U);
- 8010244: 683b ldr r3, [r7, #0]
- 8010246: 695b ldr r3, [r3, #20]
- 8010248: 029b lsls r3, r3, #10
- 801024a: 697a ldr r2, [r7, #20]
- 801024c: 4313 orrs r3, r2
- 801024e: 617b str r3, [r7, #20]
- }
- /* Write to TIMx CR2 */
- TIMx->CR2 = tmpcr2;
- 8010250: 687b ldr r3, [r7, #4]
- 8010252: 697a ldr r2, [r7, #20]
- 8010254: 605a str r2, [r3, #4]
- /* Write to TIMx CCMR3 */
- TIMx->CCMR3 = tmpccmrx;
- 8010256: 687b ldr r3, [r7, #4]
- 8010258: 68fa ldr r2, [r7, #12]
- 801025a: 655a str r2, [r3, #84] @ 0x54
- /* Set the Capture Compare Register value */
- TIMx->CCR6 = OC_Config->Pulse;
- 801025c: 683b ldr r3, [r7, #0]
- 801025e: 685a ldr r2, [r3, #4]
- 8010260: 687b ldr r3, [r7, #4]
- 8010262: 65da str r2, [r3, #92] @ 0x5c
- /* Write to TIMx CCER */
- TIMx->CCER = tmpccer;
- 8010264: 687b ldr r3, [r7, #4]
- 8010266: 693a ldr r2, [r7, #16]
- 8010268: 621a str r2, [r3, #32]
- }
- 801026a: bf00 nop
- 801026c: 371c adds r7, #28
- 801026e: 46bd mov sp, r7
- 8010270: f85d 7b04 ldr.w r7, [sp], #4
- 8010274: 4770 bx lr
- 8010276: bf00 nop
- 8010278: feff8fff .word 0xfeff8fff
- 801027c: 40010000 .word 0x40010000
- 8010280: 40010400 .word 0x40010400
- 8010284: 40014000 .word 0x40014000
- 8010288: 40014400 .word 0x40014400
- 801028c: 40014800 .word 0x40014800
- 08010290 <TIM_TI1_SetConfig>:
- * (on channel2 path) is used as the input signal. Therefore CCMR1 must be
- * protected against un-initialized filter and polarity values.
- */
- void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
- uint32_t TIM_ICFilter)
- {
- 8010290: b480 push {r7}
- 8010292: b087 sub sp, #28
- 8010294: af00 add r7, sp, #0
- 8010296: 60f8 str r0, [r7, #12]
- 8010298: 60b9 str r1, [r7, #8]
- 801029a: 607a str r2, [r7, #4]
- 801029c: 603b str r3, [r7, #0]
- uint32_t tmpccmr1;
- uint32_t tmpccer;
- /* Disable the Channel 1: Reset the CC1E Bit */
- tmpccer = TIMx->CCER;
- 801029e: 68fb ldr r3, [r7, #12]
- 80102a0: 6a1b ldr r3, [r3, #32]
- 80102a2: 613b str r3, [r7, #16]
- TIMx->CCER &= ~TIM_CCER_CC1E;
- 80102a4: 68fb ldr r3, [r7, #12]
- 80102a6: 6a1b ldr r3, [r3, #32]
- 80102a8: f023 0201 bic.w r2, r3, #1
- 80102ac: 68fb ldr r3, [r7, #12]
- 80102ae: 621a str r2, [r3, #32]
- tmpccmr1 = TIMx->CCMR1;
- 80102b0: 68fb ldr r3, [r7, #12]
- 80102b2: 699b ldr r3, [r3, #24]
- 80102b4: 617b str r3, [r7, #20]
- /* Select the Input */
- if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
- 80102b6: 68fb ldr r3, [r7, #12]
- 80102b8: 4a28 ldr r2, [pc, #160] @ (801035c <TIM_TI1_SetConfig+0xcc>)
- 80102ba: 4293 cmp r3, r2
- 80102bc: d01b beq.n 80102f6 <TIM_TI1_SetConfig+0x66>
- 80102be: 68fb ldr r3, [r7, #12]
- 80102c0: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 80102c4: d017 beq.n 80102f6 <TIM_TI1_SetConfig+0x66>
- 80102c6: 68fb ldr r3, [r7, #12]
- 80102c8: 4a25 ldr r2, [pc, #148] @ (8010360 <TIM_TI1_SetConfig+0xd0>)
- 80102ca: 4293 cmp r3, r2
- 80102cc: d013 beq.n 80102f6 <TIM_TI1_SetConfig+0x66>
- 80102ce: 68fb ldr r3, [r7, #12]
- 80102d0: 4a24 ldr r2, [pc, #144] @ (8010364 <TIM_TI1_SetConfig+0xd4>)
- 80102d2: 4293 cmp r3, r2
- 80102d4: d00f beq.n 80102f6 <TIM_TI1_SetConfig+0x66>
- 80102d6: 68fb ldr r3, [r7, #12]
- 80102d8: 4a23 ldr r2, [pc, #140] @ (8010368 <TIM_TI1_SetConfig+0xd8>)
- 80102da: 4293 cmp r3, r2
- 80102dc: d00b beq.n 80102f6 <TIM_TI1_SetConfig+0x66>
- 80102de: 68fb ldr r3, [r7, #12]
- 80102e0: 4a22 ldr r2, [pc, #136] @ (801036c <TIM_TI1_SetConfig+0xdc>)
- 80102e2: 4293 cmp r3, r2
- 80102e4: d007 beq.n 80102f6 <TIM_TI1_SetConfig+0x66>
- 80102e6: 68fb ldr r3, [r7, #12]
- 80102e8: 4a21 ldr r2, [pc, #132] @ (8010370 <TIM_TI1_SetConfig+0xe0>)
- 80102ea: 4293 cmp r3, r2
- 80102ec: d003 beq.n 80102f6 <TIM_TI1_SetConfig+0x66>
- 80102ee: 68fb ldr r3, [r7, #12]
- 80102f0: 4a20 ldr r2, [pc, #128] @ (8010374 <TIM_TI1_SetConfig+0xe4>)
- 80102f2: 4293 cmp r3, r2
- 80102f4: d101 bne.n 80102fa <TIM_TI1_SetConfig+0x6a>
- 80102f6: 2301 movs r3, #1
- 80102f8: e000 b.n 80102fc <TIM_TI1_SetConfig+0x6c>
- 80102fa: 2300 movs r3, #0
- 80102fc: 2b00 cmp r3, #0
- 80102fe: d008 beq.n 8010312 <TIM_TI1_SetConfig+0x82>
- {
- tmpccmr1 &= ~TIM_CCMR1_CC1S;
- 8010300: 697b ldr r3, [r7, #20]
- 8010302: f023 0303 bic.w r3, r3, #3
- 8010306: 617b str r3, [r7, #20]
- tmpccmr1 |= TIM_ICSelection;
- 8010308: 697a ldr r2, [r7, #20]
- 801030a: 687b ldr r3, [r7, #4]
- 801030c: 4313 orrs r3, r2
- 801030e: 617b str r3, [r7, #20]
- 8010310: e003 b.n 801031a <TIM_TI1_SetConfig+0x8a>
- }
- else
- {
- tmpccmr1 |= TIM_CCMR1_CC1S_0;
- 8010312: 697b ldr r3, [r7, #20]
- 8010314: f043 0301 orr.w r3, r3, #1
- 8010318: 617b str r3, [r7, #20]
- }
- /* Set the filter */
- tmpccmr1 &= ~TIM_CCMR1_IC1F;
- 801031a: 697b ldr r3, [r7, #20]
- 801031c: f023 03f0 bic.w r3, r3, #240 @ 0xf0
- 8010320: 617b str r3, [r7, #20]
- tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
- 8010322: 683b ldr r3, [r7, #0]
- 8010324: 011b lsls r3, r3, #4
- 8010326: b2db uxtb r3, r3
- 8010328: 697a ldr r2, [r7, #20]
- 801032a: 4313 orrs r3, r2
- 801032c: 617b str r3, [r7, #20]
- /* Select the Polarity and set the CC1E Bit */
- tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
- 801032e: 693b ldr r3, [r7, #16]
- 8010330: f023 030a bic.w r3, r3, #10
- 8010334: 613b str r3, [r7, #16]
- tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
- 8010336: 68bb ldr r3, [r7, #8]
- 8010338: f003 030a and.w r3, r3, #10
- 801033c: 693a ldr r2, [r7, #16]
- 801033e: 4313 orrs r3, r2
- 8010340: 613b str r3, [r7, #16]
- /* Write to TIMx CCMR1 and CCER registers */
- TIMx->CCMR1 = tmpccmr1;
- 8010342: 68fb ldr r3, [r7, #12]
- 8010344: 697a ldr r2, [r7, #20]
- 8010346: 619a str r2, [r3, #24]
- TIMx->CCER = tmpccer;
- 8010348: 68fb ldr r3, [r7, #12]
- 801034a: 693a ldr r2, [r7, #16]
- 801034c: 621a str r2, [r3, #32]
- }
- 801034e: bf00 nop
- 8010350: 371c adds r7, #28
- 8010352: 46bd mov sp, r7
- 8010354: f85d 7b04 ldr.w r7, [sp], #4
- 8010358: 4770 bx lr
- 801035a: bf00 nop
- 801035c: 40010000 .word 0x40010000
- 8010360: 40000400 .word 0x40000400
- 8010364: 40000800 .word 0x40000800
- 8010368: 40000c00 .word 0x40000c00
- 801036c: 40010400 .word 0x40010400
- 8010370: 40001800 .word 0x40001800
- 8010374: 40014000 .word 0x40014000
- 08010378 <TIM_TI1_ConfigInputStage>:
- * @param TIM_ICFilter Specifies the Input Capture Filter.
- * This parameter must be a value between 0x00 and 0x0F.
- * @retval None
- */
- static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
- {
- 8010378: b480 push {r7}
- 801037a: b087 sub sp, #28
- 801037c: af00 add r7, sp, #0
- 801037e: 60f8 str r0, [r7, #12]
- 8010380: 60b9 str r1, [r7, #8]
- 8010382: 607a str r2, [r7, #4]
- uint32_t tmpccmr1;
- uint32_t tmpccer;
- /* Disable the Channel 1: Reset the CC1E Bit */
- tmpccer = TIMx->CCER;
- 8010384: 68fb ldr r3, [r7, #12]
- 8010386: 6a1b ldr r3, [r3, #32]
- 8010388: 617b str r3, [r7, #20]
- TIMx->CCER &= ~TIM_CCER_CC1E;
- 801038a: 68fb ldr r3, [r7, #12]
- 801038c: 6a1b ldr r3, [r3, #32]
- 801038e: f023 0201 bic.w r2, r3, #1
- 8010392: 68fb ldr r3, [r7, #12]
- 8010394: 621a str r2, [r3, #32]
- tmpccmr1 = TIMx->CCMR1;
- 8010396: 68fb ldr r3, [r7, #12]
- 8010398: 699b ldr r3, [r3, #24]
- 801039a: 613b str r3, [r7, #16]
- /* Set the filter */
- tmpccmr1 &= ~TIM_CCMR1_IC1F;
- 801039c: 693b ldr r3, [r7, #16]
- 801039e: f023 03f0 bic.w r3, r3, #240 @ 0xf0
- 80103a2: 613b str r3, [r7, #16]
- tmpccmr1 |= (TIM_ICFilter << 4U);
- 80103a4: 687b ldr r3, [r7, #4]
- 80103a6: 011b lsls r3, r3, #4
- 80103a8: 693a ldr r2, [r7, #16]
- 80103aa: 4313 orrs r3, r2
- 80103ac: 613b str r3, [r7, #16]
- /* Select the Polarity and set the CC1E Bit */
- tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
- 80103ae: 697b ldr r3, [r7, #20]
- 80103b0: f023 030a bic.w r3, r3, #10
- 80103b4: 617b str r3, [r7, #20]
- tmpccer |= TIM_ICPolarity;
- 80103b6: 697a ldr r2, [r7, #20]
- 80103b8: 68bb ldr r3, [r7, #8]
- 80103ba: 4313 orrs r3, r2
- 80103bc: 617b str r3, [r7, #20]
- /* Write to TIMx CCMR1 and CCER registers */
- TIMx->CCMR1 = tmpccmr1;
- 80103be: 68fb ldr r3, [r7, #12]
- 80103c0: 693a ldr r2, [r7, #16]
- 80103c2: 619a str r2, [r3, #24]
- TIMx->CCER = tmpccer;
- 80103c4: 68fb ldr r3, [r7, #12]
- 80103c6: 697a ldr r2, [r7, #20]
- 80103c8: 621a str r2, [r3, #32]
- }
- 80103ca: bf00 nop
- 80103cc: 371c adds r7, #28
- 80103ce: 46bd mov sp, r7
- 80103d0: f85d 7b04 ldr.w r7, [sp], #4
- 80103d4: 4770 bx lr
- 080103d6 <TIM_TI2_SetConfig>:
- * (on channel1 path) is used as the input signal. Therefore CCMR1 must be
- * protected against un-initialized filter and polarity values.
- */
- static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
- uint32_t TIM_ICFilter)
- {
- 80103d6: b480 push {r7}
- 80103d8: b087 sub sp, #28
- 80103da: af00 add r7, sp, #0
- 80103dc: 60f8 str r0, [r7, #12]
- 80103de: 60b9 str r1, [r7, #8]
- 80103e0: 607a str r2, [r7, #4]
- 80103e2: 603b str r3, [r7, #0]
- uint32_t tmpccmr1;
- uint32_t tmpccer;
- /* Disable the Channel 2: Reset the CC2E Bit */
- tmpccer = TIMx->CCER;
- 80103e4: 68fb ldr r3, [r7, #12]
- 80103e6: 6a1b ldr r3, [r3, #32]
- 80103e8: 617b str r3, [r7, #20]
- TIMx->CCER &= ~TIM_CCER_CC2E;
- 80103ea: 68fb ldr r3, [r7, #12]
- 80103ec: 6a1b ldr r3, [r3, #32]
- 80103ee: f023 0210 bic.w r2, r3, #16
- 80103f2: 68fb ldr r3, [r7, #12]
- 80103f4: 621a str r2, [r3, #32]
- tmpccmr1 = TIMx->CCMR1;
- 80103f6: 68fb ldr r3, [r7, #12]
- 80103f8: 699b ldr r3, [r3, #24]
- 80103fa: 613b str r3, [r7, #16]
- /* Select the Input */
- tmpccmr1 &= ~TIM_CCMR1_CC2S;
- 80103fc: 693b ldr r3, [r7, #16]
- 80103fe: f423 7340 bic.w r3, r3, #768 @ 0x300
- 8010402: 613b str r3, [r7, #16]
- tmpccmr1 |= (TIM_ICSelection << 8U);
- 8010404: 687b ldr r3, [r7, #4]
- 8010406: 021b lsls r3, r3, #8
- 8010408: 693a ldr r2, [r7, #16]
- 801040a: 4313 orrs r3, r2
- 801040c: 613b str r3, [r7, #16]
- /* Set the filter */
- tmpccmr1 &= ~TIM_CCMR1_IC2F;
- 801040e: 693b ldr r3, [r7, #16]
- 8010410: f423 4370 bic.w r3, r3, #61440 @ 0xf000
- 8010414: 613b str r3, [r7, #16]
- tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
- 8010416: 683b ldr r3, [r7, #0]
- 8010418: 031b lsls r3, r3, #12
- 801041a: b29b uxth r3, r3
- 801041c: 693a ldr r2, [r7, #16]
- 801041e: 4313 orrs r3, r2
- 8010420: 613b str r3, [r7, #16]
- /* Select the Polarity and set the CC2E Bit */
- tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
- 8010422: 697b ldr r3, [r7, #20]
- 8010424: f023 03a0 bic.w r3, r3, #160 @ 0xa0
- 8010428: 617b str r3, [r7, #20]
- tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
- 801042a: 68bb ldr r3, [r7, #8]
- 801042c: 011b lsls r3, r3, #4
- 801042e: f003 03a0 and.w r3, r3, #160 @ 0xa0
- 8010432: 697a ldr r2, [r7, #20]
- 8010434: 4313 orrs r3, r2
- 8010436: 617b str r3, [r7, #20]
- /* Write to TIMx CCMR1 and CCER registers */
- TIMx->CCMR1 = tmpccmr1 ;
- 8010438: 68fb ldr r3, [r7, #12]
- 801043a: 693a ldr r2, [r7, #16]
- 801043c: 619a str r2, [r3, #24]
- TIMx->CCER = tmpccer;
- 801043e: 68fb ldr r3, [r7, #12]
- 8010440: 697a ldr r2, [r7, #20]
- 8010442: 621a str r2, [r3, #32]
- }
- 8010444: bf00 nop
- 8010446: 371c adds r7, #28
- 8010448: 46bd mov sp, r7
- 801044a: f85d 7b04 ldr.w r7, [sp], #4
- 801044e: 4770 bx lr
- 08010450 <TIM_TI2_ConfigInputStage>:
- * @param TIM_ICFilter Specifies the Input Capture Filter.
- * This parameter must be a value between 0x00 and 0x0F.
- * @retval None
- */
- static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
- {
- 8010450: b480 push {r7}
- 8010452: b087 sub sp, #28
- 8010454: af00 add r7, sp, #0
- 8010456: 60f8 str r0, [r7, #12]
- 8010458: 60b9 str r1, [r7, #8]
- 801045a: 607a str r2, [r7, #4]
- uint32_t tmpccmr1;
- uint32_t tmpccer;
- /* Disable the Channel 2: Reset the CC2E Bit */
- tmpccer = TIMx->CCER;
- 801045c: 68fb ldr r3, [r7, #12]
- 801045e: 6a1b ldr r3, [r3, #32]
- 8010460: 617b str r3, [r7, #20]
- TIMx->CCER &= ~TIM_CCER_CC2E;
- 8010462: 68fb ldr r3, [r7, #12]
- 8010464: 6a1b ldr r3, [r3, #32]
- 8010466: f023 0210 bic.w r2, r3, #16
- 801046a: 68fb ldr r3, [r7, #12]
- 801046c: 621a str r2, [r3, #32]
- tmpccmr1 = TIMx->CCMR1;
- 801046e: 68fb ldr r3, [r7, #12]
- 8010470: 699b ldr r3, [r3, #24]
- 8010472: 613b str r3, [r7, #16]
- /* Set the filter */
- tmpccmr1 &= ~TIM_CCMR1_IC2F;
- 8010474: 693b ldr r3, [r7, #16]
- 8010476: f423 4370 bic.w r3, r3, #61440 @ 0xf000
- 801047a: 613b str r3, [r7, #16]
- tmpccmr1 |= (TIM_ICFilter << 12U);
- 801047c: 687b ldr r3, [r7, #4]
- 801047e: 031b lsls r3, r3, #12
- 8010480: 693a ldr r2, [r7, #16]
- 8010482: 4313 orrs r3, r2
- 8010484: 613b str r3, [r7, #16]
- /* Select the Polarity and set the CC2E Bit */
- tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
- 8010486: 697b ldr r3, [r7, #20]
- 8010488: f023 03a0 bic.w r3, r3, #160 @ 0xa0
- 801048c: 617b str r3, [r7, #20]
- tmpccer |= (TIM_ICPolarity << 4U);
- 801048e: 68bb ldr r3, [r7, #8]
- 8010490: 011b lsls r3, r3, #4
- 8010492: 697a ldr r2, [r7, #20]
- 8010494: 4313 orrs r3, r2
- 8010496: 617b str r3, [r7, #20]
- /* Write to TIMx CCMR1 and CCER registers */
- TIMx->CCMR1 = tmpccmr1 ;
- 8010498: 68fb ldr r3, [r7, #12]
- 801049a: 693a ldr r2, [r7, #16]
- 801049c: 619a str r2, [r3, #24]
- TIMx->CCER = tmpccer;
- 801049e: 68fb ldr r3, [r7, #12]
- 80104a0: 697a ldr r2, [r7, #20]
- 80104a2: 621a str r2, [r3, #32]
- }
- 80104a4: bf00 nop
- 80104a6: 371c adds r7, #28
- 80104a8: 46bd mov sp, r7
- 80104aa: f85d 7b04 ldr.w r7, [sp], #4
- 80104ae: 4770 bx lr
- 080104b0 <TIM_TI3_SetConfig>:
- * (on channel1 path) is used as the input signal. Therefore CCMR2 must be
- * protected against un-initialized filter and polarity values.
- */
- static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
- uint32_t TIM_ICFilter)
- {
- 80104b0: b480 push {r7}
- 80104b2: b087 sub sp, #28
- 80104b4: af00 add r7, sp, #0
- 80104b6: 60f8 str r0, [r7, #12]
- 80104b8: 60b9 str r1, [r7, #8]
- 80104ba: 607a str r2, [r7, #4]
- 80104bc: 603b str r3, [r7, #0]
- uint32_t tmpccmr2;
- uint32_t tmpccer;
- /* Disable the Channel 3: Reset the CC3E Bit */
- tmpccer = TIMx->CCER;
- 80104be: 68fb ldr r3, [r7, #12]
- 80104c0: 6a1b ldr r3, [r3, #32]
- 80104c2: 617b str r3, [r7, #20]
- TIMx->CCER &= ~TIM_CCER_CC3E;
- 80104c4: 68fb ldr r3, [r7, #12]
- 80104c6: 6a1b ldr r3, [r3, #32]
- 80104c8: f423 7280 bic.w r2, r3, #256 @ 0x100
- 80104cc: 68fb ldr r3, [r7, #12]
- 80104ce: 621a str r2, [r3, #32]
- tmpccmr2 = TIMx->CCMR2;
- 80104d0: 68fb ldr r3, [r7, #12]
- 80104d2: 69db ldr r3, [r3, #28]
- 80104d4: 613b str r3, [r7, #16]
- /* Select the Input */
- tmpccmr2 &= ~TIM_CCMR2_CC3S;
- 80104d6: 693b ldr r3, [r7, #16]
- 80104d8: f023 0303 bic.w r3, r3, #3
- 80104dc: 613b str r3, [r7, #16]
- tmpccmr2 |= TIM_ICSelection;
- 80104de: 693a ldr r2, [r7, #16]
- 80104e0: 687b ldr r3, [r7, #4]
- 80104e2: 4313 orrs r3, r2
- 80104e4: 613b str r3, [r7, #16]
- /* Set the filter */
- tmpccmr2 &= ~TIM_CCMR2_IC3F;
- 80104e6: 693b ldr r3, [r7, #16]
- 80104e8: f023 03f0 bic.w r3, r3, #240 @ 0xf0
- 80104ec: 613b str r3, [r7, #16]
- tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
- 80104ee: 683b ldr r3, [r7, #0]
- 80104f0: 011b lsls r3, r3, #4
- 80104f2: b2db uxtb r3, r3
- 80104f4: 693a ldr r2, [r7, #16]
- 80104f6: 4313 orrs r3, r2
- 80104f8: 613b str r3, [r7, #16]
- /* Select the Polarity and set the CC3E Bit */
- tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
- 80104fa: 697b ldr r3, [r7, #20]
- 80104fc: f423 6320 bic.w r3, r3, #2560 @ 0xa00
- 8010500: 617b str r3, [r7, #20]
- tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
- 8010502: 68bb ldr r3, [r7, #8]
- 8010504: 021b lsls r3, r3, #8
- 8010506: f403 6320 and.w r3, r3, #2560 @ 0xa00
- 801050a: 697a ldr r2, [r7, #20]
- 801050c: 4313 orrs r3, r2
- 801050e: 617b str r3, [r7, #20]
- /* Write to TIMx CCMR2 and CCER registers */
- TIMx->CCMR2 = tmpccmr2;
- 8010510: 68fb ldr r3, [r7, #12]
- 8010512: 693a ldr r2, [r7, #16]
- 8010514: 61da str r2, [r3, #28]
- TIMx->CCER = tmpccer;
- 8010516: 68fb ldr r3, [r7, #12]
- 8010518: 697a ldr r2, [r7, #20]
- 801051a: 621a str r2, [r3, #32]
- }
- 801051c: bf00 nop
- 801051e: 371c adds r7, #28
- 8010520: 46bd mov sp, r7
- 8010522: f85d 7b04 ldr.w r7, [sp], #4
- 8010526: 4770 bx lr
- 08010528 <TIM_TI4_SetConfig>:
- * protected against un-initialized filter and polarity values.
- * @retval None
- */
- static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
- uint32_t TIM_ICFilter)
- {
- 8010528: b480 push {r7}
- 801052a: b087 sub sp, #28
- 801052c: af00 add r7, sp, #0
- 801052e: 60f8 str r0, [r7, #12]
- 8010530: 60b9 str r1, [r7, #8]
- 8010532: 607a str r2, [r7, #4]
- 8010534: 603b str r3, [r7, #0]
- uint32_t tmpccmr2;
- uint32_t tmpccer;
- /* Disable the Channel 4: Reset the CC4E Bit */
- tmpccer = TIMx->CCER;
- 8010536: 68fb ldr r3, [r7, #12]
- 8010538: 6a1b ldr r3, [r3, #32]
- 801053a: 617b str r3, [r7, #20]
- TIMx->CCER &= ~TIM_CCER_CC4E;
- 801053c: 68fb ldr r3, [r7, #12]
- 801053e: 6a1b ldr r3, [r3, #32]
- 8010540: f423 5280 bic.w r2, r3, #4096 @ 0x1000
- 8010544: 68fb ldr r3, [r7, #12]
- 8010546: 621a str r2, [r3, #32]
- tmpccmr2 = TIMx->CCMR2;
- 8010548: 68fb ldr r3, [r7, #12]
- 801054a: 69db ldr r3, [r3, #28]
- 801054c: 613b str r3, [r7, #16]
- /* Select the Input */
- tmpccmr2 &= ~TIM_CCMR2_CC4S;
- 801054e: 693b ldr r3, [r7, #16]
- 8010550: f423 7340 bic.w r3, r3, #768 @ 0x300
- 8010554: 613b str r3, [r7, #16]
- tmpccmr2 |= (TIM_ICSelection << 8U);
- 8010556: 687b ldr r3, [r7, #4]
- 8010558: 021b lsls r3, r3, #8
- 801055a: 693a ldr r2, [r7, #16]
- 801055c: 4313 orrs r3, r2
- 801055e: 613b str r3, [r7, #16]
- /* Set the filter */
- tmpccmr2 &= ~TIM_CCMR2_IC4F;
- 8010560: 693b ldr r3, [r7, #16]
- 8010562: f423 4370 bic.w r3, r3, #61440 @ 0xf000
- 8010566: 613b str r3, [r7, #16]
- tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
- 8010568: 683b ldr r3, [r7, #0]
- 801056a: 031b lsls r3, r3, #12
- 801056c: b29b uxth r3, r3
- 801056e: 693a ldr r2, [r7, #16]
- 8010570: 4313 orrs r3, r2
- 8010572: 613b str r3, [r7, #16]
- /* Select the Polarity and set the CC4E Bit */
- tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
- 8010574: 697b ldr r3, [r7, #20]
- 8010576: f423 4320 bic.w r3, r3, #40960 @ 0xa000
- 801057a: 617b str r3, [r7, #20]
- tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
- 801057c: 68bb ldr r3, [r7, #8]
- 801057e: 031b lsls r3, r3, #12
- 8010580: f403 4320 and.w r3, r3, #40960 @ 0xa000
- 8010584: 697a ldr r2, [r7, #20]
- 8010586: 4313 orrs r3, r2
- 8010588: 617b str r3, [r7, #20]
- /* Write to TIMx CCMR2 and CCER registers */
- TIMx->CCMR2 = tmpccmr2;
- 801058a: 68fb ldr r3, [r7, #12]
- 801058c: 693a ldr r2, [r7, #16]
- 801058e: 61da str r2, [r3, #28]
- TIMx->CCER = tmpccer ;
- 8010590: 68fb ldr r3, [r7, #12]
- 8010592: 697a ldr r2, [r7, #20]
- 8010594: 621a str r2, [r3, #32]
- }
- 8010596: bf00 nop
- 8010598: 371c adds r7, #28
- 801059a: 46bd mov sp, r7
- 801059c: f85d 7b04 ldr.w r7, [sp], #4
- 80105a0: 4770 bx lr
- ...
- 080105a4 <TIM_ITRx_SetConfig>:
- * (*) Value not defined in all devices.
- *
- * @retval None
- */
- static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
- {
- 80105a4: b480 push {r7}
- 80105a6: b085 sub sp, #20
- 80105a8: af00 add r7, sp, #0
- 80105aa: 6078 str r0, [r7, #4]
- 80105ac: 6039 str r1, [r7, #0]
- uint32_t tmpsmcr;
- /* Get the TIMx SMCR register value */
- tmpsmcr = TIMx->SMCR;
- 80105ae: 687b ldr r3, [r7, #4]
- 80105b0: 689b ldr r3, [r3, #8]
- 80105b2: 60fb str r3, [r7, #12]
- /* Reset the TS Bits */
- tmpsmcr &= ~TIM_SMCR_TS;
- 80105b4: 68fa ldr r2, [r7, #12]
- 80105b6: 4b09 ldr r3, [pc, #36] @ (80105dc <TIM_ITRx_SetConfig+0x38>)
- 80105b8: 4013 ands r3, r2
- 80105ba: 60fb str r3, [r7, #12]
- /* Set the Input Trigger source and the slave mode*/
- tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
- 80105bc: 683a ldr r2, [r7, #0]
- 80105be: 68fb ldr r3, [r7, #12]
- 80105c0: 4313 orrs r3, r2
- 80105c2: f043 0307 orr.w r3, r3, #7
- 80105c6: 60fb str r3, [r7, #12]
- /* Write to TIMx SMCR */
- TIMx->SMCR = tmpsmcr;
- 80105c8: 687b ldr r3, [r7, #4]
- 80105ca: 68fa ldr r2, [r7, #12]
- 80105cc: 609a str r2, [r3, #8]
- }
- 80105ce: bf00 nop
- 80105d0: 3714 adds r7, #20
- 80105d2: 46bd mov sp, r7
- 80105d4: f85d 7b04 ldr.w r7, [sp], #4
- 80105d8: 4770 bx lr
- 80105da: bf00 nop
- 80105dc: ffcfff8f .word 0xffcfff8f
- 080105e0 <TIM_ETR_SetConfig>:
- * This parameter must be a value between 0x00 and 0x0F
- * @retval None
- */
- void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
- uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
- {
- 80105e0: b480 push {r7}
- 80105e2: b087 sub sp, #28
- 80105e4: af00 add r7, sp, #0
- 80105e6: 60f8 str r0, [r7, #12]
- 80105e8: 60b9 str r1, [r7, #8]
- 80105ea: 607a str r2, [r7, #4]
- 80105ec: 603b str r3, [r7, #0]
- uint32_t tmpsmcr;
- tmpsmcr = TIMx->SMCR;
- 80105ee: 68fb ldr r3, [r7, #12]
- 80105f0: 689b ldr r3, [r3, #8]
- 80105f2: 617b str r3, [r7, #20]
- /* Reset the ETR Bits */
- tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
- 80105f4: 697b ldr r3, [r7, #20]
- 80105f6: f423 437f bic.w r3, r3, #65280 @ 0xff00
- 80105fa: 617b str r3, [r7, #20]
- /* Set the Prescaler, the Filter value and the Polarity */
- tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
- 80105fc: 683b ldr r3, [r7, #0]
- 80105fe: 021a lsls r2, r3, #8
- 8010600: 687b ldr r3, [r7, #4]
- 8010602: 431a orrs r2, r3
- 8010604: 68bb ldr r3, [r7, #8]
- 8010606: 4313 orrs r3, r2
- 8010608: 697a ldr r2, [r7, #20]
- 801060a: 4313 orrs r3, r2
- 801060c: 617b str r3, [r7, #20]
- /* Write to TIMx SMCR */
- TIMx->SMCR = tmpsmcr;
- 801060e: 68fb ldr r3, [r7, #12]
- 8010610: 697a ldr r2, [r7, #20]
- 8010612: 609a str r2, [r3, #8]
- }
- 8010614: bf00 nop
- 8010616: 371c adds r7, #28
- 8010618: 46bd mov sp, r7
- 801061a: f85d 7b04 ldr.w r7, [sp], #4
- 801061e: 4770 bx lr
- 08010620 <TIM_CCxChannelCmd>:
- * @param ChannelState specifies the TIM Channel CCxE bit new state.
- * This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
- * @retval None
- */
- void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
- {
- 8010620: b480 push {r7}
- 8010622: b087 sub sp, #28
- 8010624: af00 add r7, sp, #0
- 8010626: 60f8 str r0, [r7, #12]
- 8010628: 60b9 str r1, [r7, #8]
- 801062a: 607a str r2, [r7, #4]
- /* Check the parameters */
- assert_param(IS_TIM_CC1_INSTANCE(TIMx));
- assert_param(IS_TIM_CHANNELS(Channel));
- tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
- 801062c: 68bb ldr r3, [r7, #8]
- 801062e: f003 031f and.w r3, r3, #31
- 8010632: 2201 movs r2, #1
- 8010634: fa02 f303 lsl.w r3, r2, r3
- 8010638: 617b str r3, [r7, #20]
- /* Reset the CCxE Bit */
- TIMx->CCER &= ~tmp;
- 801063a: 68fb ldr r3, [r7, #12]
- 801063c: 6a1a ldr r2, [r3, #32]
- 801063e: 697b ldr r3, [r7, #20]
- 8010640: 43db mvns r3, r3
- 8010642: 401a ands r2, r3
- 8010644: 68fb ldr r3, [r7, #12]
- 8010646: 621a str r2, [r3, #32]
- /* Set or reset the CCxE Bit */
- TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
- 8010648: 68fb ldr r3, [r7, #12]
- 801064a: 6a1a ldr r2, [r3, #32]
- 801064c: 68bb ldr r3, [r7, #8]
- 801064e: f003 031f and.w r3, r3, #31
- 8010652: 6879 ldr r1, [r7, #4]
- 8010654: fa01 f303 lsl.w r3, r1, r3
- 8010658: 431a orrs r2, r3
- 801065a: 68fb ldr r3, [r7, #12]
- 801065c: 621a str r2, [r3, #32]
- }
- 801065e: bf00 nop
- 8010660: 371c adds r7, #28
- 8010662: 46bd mov sp, r7
- 8010664: f85d 7b04 ldr.w r7, [sp], #4
- 8010668: 4770 bx lr
- ...
- 0801066c <HAL_TIMEx_MasterConfigSynchronization>:
- * mode.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
- const TIM_MasterConfigTypeDef *sMasterConfig)
- {
- 801066c: b480 push {r7}
- 801066e: b085 sub sp, #20
- 8010670: af00 add r7, sp, #0
- 8010672: 6078 str r0, [r7, #4]
- 8010674: 6039 str r1, [r7, #0]
- assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
- assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
- assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
- /* Check input state */
- __HAL_LOCK(htim);
- 8010676: 687b ldr r3, [r7, #4]
- 8010678: f893 303c ldrb.w r3, [r3, #60] @ 0x3c
- 801067c: 2b01 cmp r3, #1
- 801067e: d101 bne.n 8010684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
- 8010680: 2302 movs r3, #2
- 8010682: e06d b.n 8010760 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
- 8010684: 687b ldr r3, [r7, #4]
- 8010686: 2201 movs r2, #1
- 8010688: f883 203c strb.w r2, [r3, #60] @ 0x3c
- /* Change the handler state */
- htim->State = HAL_TIM_STATE_BUSY;
- 801068c: 687b ldr r3, [r7, #4]
- 801068e: 2202 movs r2, #2
- 8010690: f883 203d strb.w r2, [r3, #61] @ 0x3d
- /* Get the TIMx CR2 register value */
- tmpcr2 = htim->Instance->CR2;
- 8010694: 687b ldr r3, [r7, #4]
- 8010696: 681b ldr r3, [r3, #0]
- 8010698: 685b ldr r3, [r3, #4]
- 801069a: 60fb str r3, [r7, #12]
- /* Get the TIMx SMCR register value */
- tmpsmcr = htim->Instance->SMCR;
- 801069c: 687b ldr r3, [r7, #4]
- 801069e: 681b ldr r3, [r3, #0]
- 80106a0: 689b ldr r3, [r3, #8]
- 80106a2: 60bb str r3, [r7, #8]
- /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
- if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
- 80106a4: 687b ldr r3, [r7, #4]
- 80106a6: 681b ldr r3, [r3, #0]
- 80106a8: 4a30 ldr r2, [pc, #192] @ (801076c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
- 80106aa: 4293 cmp r3, r2
- 80106ac: d004 beq.n 80106b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
- 80106ae: 687b ldr r3, [r7, #4]
- 80106b0: 681b ldr r3, [r3, #0]
- 80106b2: 4a2f ldr r2, [pc, #188] @ (8010770 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
- 80106b4: 4293 cmp r3, r2
- 80106b6: d108 bne.n 80106ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
- {
- /* Check the parameters */
- assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
- /* Clear the MMS2 bits */
- tmpcr2 &= ~TIM_CR2_MMS2;
- 80106b8: 68fb ldr r3, [r7, #12]
- 80106ba: f423 0370 bic.w r3, r3, #15728640 @ 0xf00000
- 80106be: 60fb str r3, [r7, #12]
- /* Select the TRGO2 source*/
- tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
- 80106c0: 683b ldr r3, [r7, #0]
- 80106c2: 685b ldr r3, [r3, #4]
- 80106c4: 68fa ldr r2, [r7, #12]
- 80106c6: 4313 orrs r3, r2
- 80106c8: 60fb str r3, [r7, #12]
- }
- /* Reset the MMS Bits */
- tmpcr2 &= ~TIM_CR2_MMS;
- 80106ca: 68fb ldr r3, [r7, #12]
- 80106cc: f023 0370 bic.w r3, r3, #112 @ 0x70
- 80106d0: 60fb str r3, [r7, #12]
- /* Select the TRGO source */
- tmpcr2 |= sMasterConfig->MasterOutputTrigger;
- 80106d2: 683b ldr r3, [r7, #0]
- 80106d4: 681b ldr r3, [r3, #0]
- 80106d6: 68fa ldr r2, [r7, #12]
- 80106d8: 4313 orrs r3, r2
- 80106da: 60fb str r3, [r7, #12]
- /* Update TIMx CR2 */
- htim->Instance->CR2 = tmpcr2;
- 80106dc: 687b ldr r3, [r7, #4]
- 80106de: 681b ldr r3, [r3, #0]
- 80106e0: 68fa ldr r2, [r7, #12]
- 80106e2: 605a str r2, [r3, #4]
- if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
- 80106e4: 687b ldr r3, [r7, #4]
- 80106e6: 681b ldr r3, [r3, #0]
- 80106e8: 4a20 ldr r2, [pc, #128] @ (801076c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
- 80106ea: 4293 cmp r3, r2
- 80106ec: d022 beq.n 8010734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
- 80106ee: 687b ldr r3, [r7, #4]
- 80106f0: 681b ldr r3, [r3, #0]
- 80106f2: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
- 80106f6: d01d beq.n 8010734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
- 80106f8: 687b ldr r3, [r7, #4]
- 80106fa: 681b ldr r3, [r3, #0]
- 80106fc: 4a1d ldr r2, [pc, #116] @ (8010774 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
- 80106fe: 4293 cmp r3, r2
- 8010700: d018 beq.n 8010734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
- 8010702: 687b ldr r3, [r7, #4]
- 8010704: 681b ldr r3, [r3, #0]
- 8010706: 4a1c ldr r2, [pc, #112] @ (8010778 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
- 8010708: 4293 cmp r3, r2
- 801070a: d013 beq.n 8010734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
- 801070c: 687b ldr r3, [r7, #4]
- 801070e: 681b ldr r3, [r3, #0]
- 8010710: 4a1a ldr r2, [pc, #104] @ (801077c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
- 8010712: 4293 cmp r3, r2
- 8010714: d00e beq.n 8010734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
- 8010716: 687b ldr r3, [r7, #4]
- 8010718: 681b ldr r3, [r3, #0]
- 801071a: 4a15 ldr r2, [pc, #84] @ (8010770 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
- 801071c: 4293 cmp r3, r2
- 801071e: d009 beq.n 8010734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
- 8010720: 687b ldr r3, [r7, #4]
- 8010722: 681b ldr r3, [r3, #0]
- 8010724: 4a16 ldr r2, [pc, #88] @ (8010780 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
- 8010726: 4293 cmp r3, r2
- 8010728: d004 beq.n 8010734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
- 801072a: 687b ldr r3, [r7, #4]
- 801072c: 681b ldr r3, [r3, #0]
- 801072e: 4a15 ldr r2, [pc, #84] @ (8010784 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
- 8010730: 4293 cmp r3, r2
- 8010732: d10c bne.n 801074e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
- {
- /* Reset the MSM Bit */
- tmpsmcr &= ~TIM_SMCR_MSM;
- 8010734: 68bb ldr r3, [r7, #8]
- 8010736: f023 0380 bic.w r3, r3, #128 @ 0x80
- 801073a: 60bb str r3, [r7, #8]
- /* Set master mode */
- tmpsmcr |= sMasterConfig->MasterSlaveMode;
- 801073c: 683b ldr r3, [r7, #0]
- 801073e: 689b ldr r3, [r3, #8]
- 8010740: 68ba ldr r2, [r7, #8]
- 8010742: 4313 orrs r3, r2
- 8010744: 60bb str r3, [r7, #8]
- /* Update TIMx SMCR */
- htim->Instance->SMCR = tmpsmcr;
- 8010746: 687b ldr r3, [r7, #4]
- 8010748: 681b ldr r3, [r3, #0]
- 801074a: 68ba ldr r2, [r7, #8]
- 801074c: 609a str r2, [r3, #8]
- }
- /* Change the htim state */
- htim->State = HAL_TIM_STATE_READY;
- 801074e: 687b ldr r3, [r7, #4]
- 8010750: 2201 movs r2, #1
- 8010752: f883 203d strb.w r2, [r3, #61] @ 0x3d
- __HAL_UNLOCK(htim);
- 8010756: 687b ldr r3, [r7, #4]
- 8010758: 2200 movs r2, #0
- 801075a: f883 203c strb.w r2, [r3, #60] @ 0x3c
- return HAL_OK;
- 801075e: 2300 movs r3, #0
- }
- 8010760: 4618 mov r0, r3
- 8010762: 3714 adds r7, #20
- 8010764: 46bd mov sp, r7
- 8010766: f85d 7b04 ldr.w r7, [sp], #4
- 801076a: 4770 bx lr
- 801076c: 40010000 .word 0x40010000
- 8010770: 40010400 .word 0x40010400
- 8010774: 40000400 .word 0x40000400
- 8010778: 40000800 .word 0x40000800
- 801077c: 40000c00 .word 0x40000c00
- 8010780: 40001800 .word 0x40001800
- 8010784: 40014000 .word 0x40014000
- 08010788 <HAL_TIMEx_ConfigBreakDeadTime>:
- * interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
- const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
- {
- 8010788: b480 push {r7}
- 801078a: b085 sub sp, #20
- 801078c: af00 add r7, sp, #0
- 801078e: 6078 str r0, [r7, #4]
- 8010790: 6039 str r1, [r7, #0]
- /* Keep this variable initialized to 0 as it is used to configure BDTR register */
- uint32_t tmpbdtr = 0U;
- 8010792: 2300 movs r3, #0
- 8010794: 60fb str r3, [r7, #12]
- #if defined(TIM_BDTR_BKBID)
- assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
- #endif /* TIM_BDTR_BKBID */
- /* Check input state */
- __HAL_LOCK(htim);
- 8010796: 687b ldr r3, [r7, #4]
- 8010798: f893 303c ldrb.w r3, [r3, #60] @ 0x3c
- 801079c: 2b01 cmp r3, #1
- 801079e: d101 bne.n 80107a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
- 80107a0: 2302 movs r3, #2
- 80107a2: e065 b.n 8010870 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
- 80107a4: 687b ldr r3, [r7, #4]
- 80107a6: 2201 movs r2, #1
- 80107a8: f883 203c strb.w r2, [r3, #60] @ 0x3c
- /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
- the OSSI State, the dead time value and the Automatic Output Enable Bit */
- /* Set the BDTR bits */
- MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
- 80107ac: 68fb ldr r3, [r7, #12]
- 80107ae: f023 02ff bic.w r2, r3, #255 @ 0xff
- 80107b2: 683b ldr r3, [r7, #0]
- 80107b4: 68db ldr r3, [r3, #12]
- 80107b6: 4313 orrs r3, r2
- 80107b8: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
- 80107ba: 68fb ldr r3, [r7, #12]
- 80107bc: f423 7240 bic.w r2, r3, #768 @ 0x300
- 80107c0: 683b ldr r3, [r7, #0]
- 80107c2: 689b ldr r3, [r3, #8]
- 80107c4: 4313 orrs r3, r2
- 80107c6: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
- 80107c8: 68fb ldr r3, [r7, #12]
- 80107ca: f423 6280 bic.w r2, r3, #1024 @ 0x400
- 80107ce: 683b ldr r3, [r7, #0]
- 80107d0: 685b ldr r3, [r3, #4]
- 80107d2: 4313 orrs r3, r2
- 80107d4: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
- 80107d6: 68fb ldr r3, [r7, #12]
- 80107d8: f423 6200 bic.w r2, r3, #2048 @ 0x800
- 80107dc: 683b ldr r3, [r7, #0]
- 80107de: 681b ldr r3, [r3, #0]
- 80107e0: 4313 orrs r3, r2
- 80107e2: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
- 80107e4: 68fb ldr r3, [r7, #12]
- 80107e6: f423 5280 bic.w r2, r3, #4096 @ 0x1000
- 80107ea: 683b ldr r3, [r7, #0]
- 80107ec: 691b ldr r3, [r3, #16]
- 80107ee: 4313 orrs r3, r2
- 80107f0: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
- 80107f2: 68fb ldr r3, [r7, #12]
- 80107f4: f423 5200 bic.w r2, r3, #8192 @ 0x2000
- 80107f8: 683b ldr r3, [r7, #0]
- 80107fa: 695b ldr r3, [r3, #20]
- 80107fc: 4313 orrs r3, r2
- 80107fe: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
- 8010800: 68fb ldr r3, [r7, #12]
- 8010802: f423 4280 bic.w r2, r3, #16384 @ 0x4000
- 8010806: 683b ldr r3, [r7, #0]
- 8010808: 6a9b ldr r3, [r3, #40] @ 0x28
- 801080a: 4313 orrs r3, r2
- 801080c: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
- 801080e: 68fb ldr r3, [r7, #12]
- 8010810: f423 2270 bic.w r2, r3, #983040 @ 0xf0000
- 8010814: 683b ldr r3, [r7, #0]
- 8010816: 699b ldr r3, [r3, #24]
- 8010818: 041b lsls r3, r3, #16
- 801081a: 4313 orrs r3, r2
- 801081c: 60fb str r3, [r7, #12]
- #if defined(TIM_BDTR_BKBID)
- MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
- #endif /* TIM_BDTR_BKBID */
- if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
- 801081e: 687b ldr r3, [r7, #4]
- 8010820: 681b ldr r3, [r3, #0]
- 8010822: 4a16 ldr r2, [pc, #88] @ (801087c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
- 8010824: 4293 cmp r3, r2
- 8010826: d004 beq.n 8010832 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
- 8010828: 687b ldr r3, [r7, #4]
- 801082a: 681b ldr r3, [r3, #0]
- 801082c: 4a14 ldr r2, [pc, #80] @ (8010880 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
- 801082e: 4293 cmp r3, r2
- 8010830: d115 bne.n 801085e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
- #if defined(TIM_BDTR_BKBID)
- assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
- #endif /* TIM_BDTR_BKBID */
- /* Set the BREAK2 input related BDTR bits */
- MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
- 8010832: 68fb ldr r3, [r7, #12]
- 8010834: f423 0270 bic.w r2, r3, #15728640 @ 0xf00000
- 8010838: 683b ldr r3, [r7, #0]
- 801083a: 6a5b ldr r3, [r3, #36] @ 0x24
- 801083c: 051b lsls r3, r3, #20
- 801083e: 4313 orrs r3, r2
- 8010840: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
- 8010842: 68fb ldr r3, [r7, #12]
- 8010844: f023 7280 bic.w r2, r3, #16777216 @ 0x1000000
- 8010848: 683b ldr r3, [r7, #0]
- 801084a: 69db ldr r3, [r3, #28]
- 801084c: 4313 orrs r3, r2
- 801084e: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
- 8010850: 68fb ldr r3, [r7, #12]
- 8010852: f023 7200 bic.w r2, r3, #33554432 @ 0x2000000
- 8010856: 683b ldr r3, [r7, #0]
- 8010858: 6a1b ldr r3, [r3, #32]
- 801085a: 4313 orrs r3, r2
- 801085c: 60fb str r3, [r7, #12]
- MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
- #endif /* TIM_BDTR_BKBID */
- }
- /* Set TIMx_BDTR */
- htim->Instance->BDTR = tmpbdtr;
- 801085e: 687b ldr r3, [r7, #4]
- 8010860: 681b ldr r3, [r3, #0]
- 8010862: 68fa ldr r2, [r7, #12]
- 8010864: 645a str r2, [r3, #68] @ 0x44
- __HAL_UNLOCK(htim);
- 8010866: 687b ldr r3, [r7, #4]
- 8010868: 2200 movs r2, #0
- 801086a: f883 203c strb.w r2, [r3, #60] @ 0x3c
- return HAL_OK;
- 801086e: 2300 movs r3, #0
- }
- 8010870: 4618 mov r0, r3
- 8010872: 3714 adds r7, #20
- 8010874: 46bd mov sp, r7
- 8010876: f85d 7b04 ldr.w r7, [sp], #4
- 801087a: 4770 bx lr
- 801087c: 40010000 .word 0x40010000
- 8010880: 40010400 .word 0x40010400
- 08010884 <HAL_TIMEx_CommutCallback>:
- * @brief Commutation callback in non-blocking mode
- * @param htim TIM handle
- * @retval None
- */
- __weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
- {
- 8010884: b480 push {r7}
- 8010886: b083 sub sp, #12
- 8010888: af00 add r7, sp, #0
- 801088a: 6078 str r0, [r7, #4]
- UNUSED(htim);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_TIMEx_CommutCallback could be implemented in the user file
- */
- }
- 801088c: bf00 nop
- 801088e: 370c adds r7, #12
- 8010890: 46bd mov sp, r7
- 8010892: f85d 7b04 ldr.w r7, [sp], #4
- 8010896: 4770 bx lr
- 08010898 <HAL_TIMEx_BreakCallback>:
- * @brief Break detection callback in non-blocking mode
- * @param htim TIM handle
- * @retval None
- */
- __weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
- {
- 8010898: b480 push {r7}
- 801089a: b083 sub sp, #12
- 801089c: af00 add r7, sp, #0
- 801089e: 6078 str r0, [r7, #4]
- UNUSED(htim);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_TIMEx_BreakCallback could be implemented in the user file
- */
- }
- 80108a0: bf00 nop
- 80108a2: 370c adds r7, #12
- 80108a4: 46bd mov sp, r7
- 80108a6: f85d 7b04 ldr.w r7, [sp], #4
- 80108aa: 4770 bx lr
- 080108ac <HAL_TIMEx_Break2Callback>:
- * @brief Break2 detection callback in non blocking mode
- * @param htim: TIM handle
- * @retval None
- */
- __weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
- {
- 80108ac: b480 push {r7}
- 80108ae: b083 sub sp, #12
- 80108b0: af00 add r7, sp, #0
- 80108b2: 6078 str r0, [r7, #4]
- UNUSED(htim);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_TIMEx_Break2Callback could be implemented in the user file
- */
- }
- 80108b4: bf00 nop
- 80108b6: 370c adds r7, #12
- 80108b8: 46bd mov sp, r7
- 80108ba: f85d 7b04 ldr.w r7, [sp], #4
- 80108be: 4770 bx lr
- 080108c0 <HAL_UART_Init>:
- * parameters in the UART_InitTypeDef and initialize the associated handle.
- * @param huart UART handle.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
- {
- 80108c0: b580 push {r7, lr}
- 80108c2: b082 sub sp, #8
- 80108c4: af00 add r7, sp, #0
- 80108c6: 6078 str r0, [r7, #4]
- /* Check the UART handle allocation */
- if (huart == NULL)
- 80108c8: 687b ldr r3, [r7, #4]
- 80108ca: 2b00 cmp r3, #0
- 80108cc: d101 bne.n 80108d2 <HAL_UART_Init+0x12>
- {
- return HAL_ERROR;
- 80108ce: 2301 movs r3, #1
- 80108d0: e042 b.n 8010958 <HAL_UART_Init+0x98>
- {
- /* Check the parameters */
- assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
- }
- if (huart->gState == HAL_UART_STATE_RESET)
- 80108d2: 687b ldr r3, [r7, #4]
- 80108d4: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 80108d8: 2b00 cmp r3, #0
- 80108da: d106 bne.n 80108ea <HAL_UART_Init+0x2a>
- {
- /* Allocate lock resource and initialize it */
- huart->Lock = HAL_UNLOCKED;
- 80108dc: 687b ldr r3, [r7, #4]
- 80108de: 2200 movs r2, #0
- 80108e0: f883 2084 strb.w r2, [r3, #132] @ 0x84
- /* Init the low level hardware */
- huart->MspInitCallback(huart);
- #else
- /* Init the low level hardware : GPIO, CLOCK */
- HAL_UART_MspInit(huart);
- 80108e4: 6878 ldr r0, [r7, #4]
- 80108e6: f7f3 f987 bl 8003bf8 <HAL_UART_MspInit>
- #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
- }
- huart->gState = HAL_UART_STATE_BUSY;
- 80108ea: 687b ldr r3, [r7, #4]
- 80108ec: 2224 movs r2, #36 @ 0x24
- 80108ee: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- __HAL_UART_DISABLE(huart);
- 80108f2: 687b ldr r3, [r7, #4]
- 80108f4: 681b ldr r3, [r3, #0]
- 80108f6: 681a ldr r2, [r3, #0]
- 80108f8: 687b ldr r3, [r7, #4]
- 80108fa: 681b ldr r3, [r3, #0]
- 80108fc: f022 0201 bic.w r2, r2, #1
- 8010900: 601a str r2, [r3, #0]
- /* Perform advanced settings configuration */
- /* For some items, configuration requires to be done prior TE and RE bits are set */
- if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
- 8010902: 687b ldr r3, [r7, #4]
- 8010904: 6a9b ldr r3, [r3, #40] @ 0x28
- 8010906: 2b00 cmp r3, #0
- 8010908: d002 beq.n 8010910 <HAL_UART_Init+0x50>
- {
- UART_AdvFeatureConfig(huart);
- 801090a: 6878 ldr r0, [r7, #4]
- 801090c: f001 fa76 bl 8011dfc <UART_AdvFeatureConfig>
- }
- /* Set the UART Communication parameters */
- if (UART_SetConfig(huart) == HAL_ERROR)
- 8010910: 6878 ldr r0, [r7, #4]
- 8010912: f000 fd0b bl 801132c <UART_SetConfig>
- 8010916: 4603 mov r3, r0
- 8010918: 2b01 cmp r3, #1
- 801091a: d101 bne.n 8010920 <HAL_UART_Init+0x60>
- {
- return HAL_ERROR;
- 801091c: 2301 movs r3, #1
- 801091e: e01b b.n 8010958 <HAL_UART_Init+0x98>
- }
- /* In asynchronous mode, the following bits must be kept cleared:
- - LINEN and CLKEN bits in the USART_CR2 register,
- - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/
- CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
- 8010920: 687b ldr r3, [r7, #4]
- 8010922: 681b ldr r3, [r3, #0]
- 8010924: 685a ldr r2, [r3, #4]
- 8010926: 687b ldr r3, [r7, #4]
- 8010928: 681b ldr r3, [r3, #0]
- 801092a: f422 4290 bic.w r2, r2, #18432 @ 0x4800
- 801092e: 605a str r2, [r3, #4]
- CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
- 8010930: 687b ldr r3, [r7, #4]
- 8010932: 681b ldr r3, [r3, #0]
- 8010934: 689a ldr r2, [r3, #8]
- 8010936: 687b ldr r3, [r7, #4]
- 8010938: 681b ldr r3, [r3, #0]
- 801093a: f022 022a bic.w r2, r2, #42 @ 0x2a
- 801093e: 609a str r2, [r3, #8]
- __HAL_UART_ENABLE(huart);
- 8010940: 687b ldr r3, [r7, #4]
- 8010942: 681b ldr r3, [r3, #0]
- 8010944: 681a ldr r2, [r3, #0]
- 8010946: 687b ldr r3, [r7, #4]
- 8010948: 681b ldr r3, [r3, #0]
- 801094a: f042 0201 orr.w r2, r2, #1
- 801094e: 601a str r2, [r3, #0]
- /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
- return (UART_CheckIdleState(huart));
- 8010950: 6878 ldr r0, [r7, #4]
- 8010952: f001 faf5 bl 8011f40 <UART_CheckIdleState>
- 8010956: 4603 mov r3, r0
- }
- 8010958: 4618 mov r0, r3
- 801095a: 3708 adds r7, #8
- 801095c: 46bd mov sp, r7
- 801095e: bd80 pop {r7, pc}
- 08010960 <HAL_UART_Transmit>:
- * @param Size Amount of data elements (u8 or u16) to be sent.
- * @param Timeout Timeout duration.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
- {
- 8010960: b580 push {r7, lr}
- 8010962: b08a sub sp, #40 @ 0x28
- 8010964: af02 add r7, sp, #8
- 8010966: 60f8 str r0, [r7, #12]
- 8010968: 60b9 str r1, [r7, #8]
- 801096a: 603b str r3, [r7, #0]
- 801096c: 4613 mov r3, r2
- 801096e: 80fb strh r3, [r7, #6]
- const uint8_t *pdata8bits;
- const uint16_t *pdata16bits;
- uint32_t tickstart;
- /* Check that a Tx process is not already ongoing */
- if (huart->gState == HAL_UART_STATE_READY)
- 8010970: 68fb ldr r3, [r7, #12]
- 8010972: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 8010976: 2b20 cmp r3, #32
- 8010978: d17b bne.n 8010a72 <HAL_UART_Transmit+0x112>
- {
- if ((pData == NULL) || (Size == 0U))
- 801097a: 68bb ldr r3, [r7, #8]
- 801097c: 2b00 cmp r3, #0
- 801097e: d002 beq.n 8010986 <HAL_UART_Transmit+0x26>
- 8010980: 88fb ldrh r3, [r7, #6]
- 8010982: 2b00 cmp r3, #0
- 8010984: d101 bne.n 801098a <HAL_UART_Transmit+0x2a>
- {
- return HAL_ERROR;
- 8010986: 2301 movs r3, #1
- 8010988: e074 b.n 8010a74 <HAL_UART_Transmit+0x114>
- }
- huart->ErrorCode = HAL_UART_ERROR_NONE;
- 801098a: 68fb ldr r3, [r7, #12]
- 801098c: 2200 movs r2, #0
- 801098e: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- huart->gState = HAL_UART_STATE_BUSY_TX;
- 8010992: 68fb ldr r3, [r7, #12]
- 8010994: 2221 movs r2, #33 @ 0x21
- 8010996: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Init tickstart for timeout management */
- tickstart = HAL_GetTick();
- 801099a: f7f4 fd1f bl 80053dc <HAL_GetTick>
- 801099e: 6178 str r0, [r7, #20]
- huart->TxXferSize = Size;
- 80109a0: 68fb ldr r3, [r7, #12]
- 80109a2: 88fa ldrh r2, [r7, #6]
- 80109a4: f8a3 2054 strh.w r2, [r3, #84] @ 0x54
- huart->TxXferCount = Size;
- 80109a8: 68fb ldr r3, [r7, #12]
- 80109aa: 88fa ldrh r2, [r7, #6]
- 80109ac: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
- if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
- 80109b0: 68fb ldr r3, [r7, #12]
- 80109b2: 689b ldr r3, [r3, #8]
- 80109b4: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 80109b8: d108 bne.n 80109cc <HAL_UART_Transmit+0x6c>
- 80109ba: 68fb ldr r3, [r7, #12]
- 80109bc: 691b ldr r3, [r3, #16]
- 80109be: 2b00 cmp r3, #0
- 80109c0: d104 bne.n 80109cc <HAL_UART_Transmit+0x6c>
- {
- pdata8bits = NULL;
- 80109c2: 2300 movs r3, #0
- 80109c4: 61fb str r3, [r7, #28]
- pdata16bits = (const uint16_t *) pData;
- 80109c6: 68bb ldr r3, [r7, #8]
- 80109c8: 61bb str r3, [r7, #24]
- 80109ca: e003 b.n 80109d4 <HAL_UART_Transmit+0x74>
- }
- else
- {
- pdata8bits = pData;
- 80109cc: 68bb ldr r3, [r7, #8]
- 80109ce: 61fb str r3, [r7, #28]
- pdata16bits = NULL;
- 80109d0: 2300 movs r3, #0
- 80109d2: 61bb str r3, [r7, #24]
- }
- while (huart->TxXferCount > 0U)
- 80109d4: e030 b.n 8010a38 <HAL_UART_Transmit+0xd8>
- {
- if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
- 80109d6: 683b ldr r3, [r7, #0]
- 80109d8: 9300 str r3, [sp, #0]
- 80109da: 697b ldr r3, [r7, #20]
- 80109dc: 2200 movs r2, #0
- 80109de: 2180 movs r1, #128 @ 0x80
- 80109e0: 68f8 ldr r0, [r7, #12]
- 80109e2: f001 fb57 bl 8012094 <UART_WaitOnFlagUntilTimeout>
- 80109e6: 4603 mov r3, r0
- 80109e8: 2b00 cmp r3, #0
- 80109ea: d005 beq.n 80109f8 <HAL_UART_Transmit+0x98>
- {
- huart->gState = HAL_UART_STATE_READY;
- 80109ec: 68fb ldr r3, [r7, #12]
- 80109ee: 2220 movs r2, #32
- 80109f0: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- return HAL_TIMEOUT;
- 80109f4: 2303 movs r3, #3
- 80109f6: e03d b.n 8010a74 <HAL_UART_Transmit+0x114>
- }
- if (pdata8bits == NULL)
- 80109f8: 69fb ldr r3, [r7, #28]
- 80109fa: 2b00 cmp r3, #0
- 80109fc: d10b bne.n 8010a16 <HAL_UART_Transmit+0xb6>
- {
- huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
- 80109fe: 69bb ldr r3, [r7, #24]
- 8010a00: 881b ldrh r3, [r3, #0]
- 8010a02: 461a mov r2, r3
- 8010a04: 68fb ldr r3, [r7, #12]
- 8010a06: 681b ldr r3, [r3, #0]
- 8010a08: f3c2 0208 ubfx r2, r2, #0, #9
- 8010a0c: 629a str r2, [r3, #40] @ 0x28
- pdata16bits++;
- 8010a0e: 69bb ldr r3, [r7, #24]
- 8010a10: 3302 adds r3, #2
- 8010a12: 61bb str r3, [r7, #24]
- 8010a14: e007 b.n 8010a26 <HAL_UART_Transmit+0xc6>
- }
- else
- {
- huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
- 8010a16: 69fb ldr r3, [r7, #28]
- 8010a18: 781a ldrb r2, [r3, #0]
- 8010a1a: 68fb ldr r3, [r7, #12]
- 8010a1c: 681b ldr r3, [r3, #0]
- 8010a1e: 629a str r2, [r3, #40] @ 0x28
- pdata8bits++;
- 8010a20: 69fb ldr r3, [r7, #28]
- 8010a22: 3301 adds r3, #1
- 8010a24: 61fb str r3, [r7, #28]
- }
- huart->TxXferCount--;
- 8010a26: 68fb ldr r3, [r7, #12]
- 8010a28: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 8010a2c: b29b uxth r3, r3
- 8010a2e: 3b01 subs r3, #1
- 8010a30: b29a uxth r2, r3
- 8010a32: 68fb ldr r3, [r7, #12]
- 8010a34: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- while (huart->TxXferCount > 0U)
- 8010a38: 68fb ldr r3, [r7, #12]
- 8010a3a: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 8010a3e: b29b uxth r3, r3
- 8010a40: 2b00 cmp r3, #0
- 8010a42: d1c8 bne.n 80109d6 <HAL_UART_Transmit+0x76>
- }
- if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
- 8010a44: 683b ldr r3, [r7, #0]
- 8010a46: 9300 str r3, [sp, #0]
- 8010a48: 697b ldr r3, [r7, #20]
- 8010a4a: 2200 movs r2, #0
- 8010a4c: 2140 movs r1, #64 @ 0x40
- 8010a4e: 68f8 ldr r0, [r7, #12]
- 8010a50: f001 fb20 bl 8012094 <UART_WaitOnFlagUntilTimeout>
- 8010a54: 4603 mov r3, r0
- 8010a56: 2b00 cmp r3, #0
- 8010a58: d005 beq.n 8010a66 <HAL_UART_Transmit+0x106>
- {
- huart->gState = HAL_UART_STATE_READY;
- 8010a5a: 68fb ldr r3, [r7, #12]
- 8010a5c: 2220 movs r2, #32
- 8010a5e: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- return HAL_TIMEOUT;
- 8010a62: 2303 movs r3, #3
- 8010a64: e006 b.n 8010a74 <HAL_UART_Transmit+0x114>
- }
- /* At end of Tx process, restore huart->gState to Ready */
- huart->gState = HAL_UART_STATE_READY;
- 8010a66: 68fb ldr r3, [r7, #12]
- 8010a68: 2220 movs r2, #32
- 8010a6a: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- return HAL_OK;
- 8010a6e: 2300 movs r3, #0
- 8010a70: e000 b.n 8010a74 <HAL_UART_Transmit+0x114>
- }
- else
- {
- return HAL_BUSY;
- 8010a72: 2302 movs r3, #2
- }
- }
- 8010a74: 4618 mov r0, r3
- 8010a76: 3720 adds r7, #32
- 8010a78: 46bd mov sp, r7
- 8010a7a: bd80 pop {r7, pc}
- 08010a7c <HAL_UART_Transmit_IT>:
- * @param pData Pointer to data buffer (u8 or u16 data elements).
- * @param Size Amount of data elements (u8 or u16) to be sent.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
- {
- 8010a7c: b480 push {r7}
- 8010a7e: b091 sub sp, #68 @ 0x44
- 8010a80: af00 add r7, sp, #0
- 8010a82: 60f8 str r0, [r7, #12]
- 8010a84: 60b9 str r1, [r7, #8]
- 8010a86: 4613 mov r3, r2
- 8010a88: 80fb strh r3, [r7, #6]
- /* Check that a Tx process is not already ongoing */
- if (huart->gState == HAL_UART_STATE_READY)
- 8010a8a: 68fb ldr r3, [r7, #12]
- 8010a8c: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 8010a90: 2b20 cmp r3, #32
- 8010a92: d178 bne.n 8010b86 <HAL_UART_Transmit_IT+0x10a>
- {
- if ((pData == NULL) || (Size == 0U))
- 8010a94: 68bb ldr r3, [r7, #8]
- 8010a96: 2b00 cmp r3, #0
- 8010a98: d002 beq.n 8010aa0 <HAL_UART_Transmit_IT+0x24>
- 8010a9a: 88fb ldrh r3, [r7, #6]
- 8010a9c: 2b00 cmp r3, #0
- 8010a9e: d101 bne.n 8010aa4 <HAL_UART_Transmit_IT+0x28>
- {
- return HAL_ERROR;
- 8010aa0: 2301 movs r3, #1
- 8010aa2: e071 b.n 8010b88 <HAL_UART_Transmit_IT+0x10c>
- }
- huart->pTxBuffPtr = pData;
- 8010aa4: 68fb ldr r3, [r7, #12]
- 8010aa6: 68ba ldr r2, [r7, #8]
- 8010aa8: 651a str r2, [r3, #80] @ 0x50
- huart->TxXferSize = Size;
- 8010aaa: 68fb ldr r3, [r7, #12]
- 8010aac: 88fa ldrh r2, [r7, #6]
- 8010aae: f8a3 2054 strh.w r2, [r3, #84] @ 0x54
- huart->TxXferCount = Size;
- 8010ab2: 68fb ldr r3, [r7, #12]
- 8010ab4: 88fa ldrh r2, [r7, #6]
- 8010ab6: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- huart->TxISR = NULL;
- 8010aba: 68fb ldr r3, [r7, #12]
- 8010abc: 2200 movs r2, #0
- 8010abe: 679a str r2, [r3, #120] @ 0x78
- huart->ErrorCode = HAL_UART_ERROR_NONE;
- 8010ac0: 68fb ldr r3, [r7, #12]
- 8010ac2: 2200 movs r2, #0
- 8010ac4: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- huart->gState = HAL_UART_STATE_BUSY_TX;
- 8010ac8: 68fb ldr r3, [r7, #12]
- 8010aca: 2221 movs r2, #33 @ 0x21
- 8010acc: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Configure Tx interrupt processing */
- if (huart->FifoMode == UART_FIFOMODE_ENABLE)
- 8010ad0: 68fb ldr r3, [r7, #12]
- 8010ad2: 6e5b ldr r3, [r3, #100] @ 0x64
- 8010ad4: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 8010ad8: d12a bne.n 8010b30 <HAL_UART_Transmit_IT+0xb4>
- {
- /* Set the Tx ISR function pointer according to the data word length */
- if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
- 8010ada: 68fb ldr r3, [r7, #12]
- 8010adc: 689b ldr r3, [r3, #8]
- 8010ade: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 8010ae2: d107 bne.n 8010af4 <HAL_UART_Transmit_IT+0x78>
- 8010ae4: 68fb ldr r3, [r7, #12]
- 8010ae6: 691b ldr r3, [r3, #16]
- 8010ae8: 2b00 cmp r3, #0
- 8010aea: d103 bne.n 8010af4 <HAL_UART_Transmit_IT+0x78>
- {
- huart->TxISR = UART_TxISR_16BIT_FIFOEN;
- 8010aec: 68fb ldr r3, [r7, #12]
- 8010aee: 4a29 ldr r2, [pc, #164] @ (8010b94 <HAL_UART_Transmit_IT+0x118>)
- 8010af0: 679a str r2, [r3, #120] @ 0x78
- 8010af2: e002 b.n 8010afa <HAL_UART_Transmit_IT+0x7e>
- }
- else
- {
- huart->TxISR = UART_TxISR_8BIT_FIFOEN;
- 8010af4: 68fb ldr r3, [r7, #12]
- 8010af6: 4a28 ldr r2, [pc, #160] @ (8010b98 <HAL_UART_Transmit_IT+0x11c>)
- 8010af8: 679a str r2, [r3, #120] @ 0x78
- }
- /* Enable the TX FIFO threshold interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
- 8010afa: 68fb ldr r3, [r7, #12]
- 8010afc: 681b ldr r3, [r3, #0]
- 8010afe: 3308 adds r3, #8
- 8010b00: 62bb str r3, [r7, #40] @ 0x28
- */
- __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
- {
- uint32_t result;
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8010b02: 6abb ldr r3, [r7, #40] @ 0x28
- 8010b04: e853 3f00 ldrex r3, [r3]
- 8010b08: 627b str r3, [r7, #36] @ 0x24
- return(result);
- 8010b0a: 6a7b ldr r3, [r7, #36] @ 0x24
- 8010b0c: f443 0300 orr.w r3, r3, #8388608 @ 0x800000
- 8010b10: 63bb str r3, [r7, #56] @ 0x38
- 8010b12: 68fb ldr r3, [r7, #12]
- 8010b14: 681b ldr r3, [r3, #0]
- 8010b16: 3308 adds r3, #8
- 8010b18: 6bba ldr r2, [r7, #56] @ 0x38
- 8010b1a: 637a str r2, [r7, #52] @ 0x34
- 8010b1c: 633b str r3, [r7, #48] @ 0x30
- */
- __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
- {
- uint32_t result;
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8010b1e: 6b39 ldr r1, [r7, #48] @ 0x30
- 8010b20: 6b7a ldr r2, [r7, #52] @ 0x34
- 8010b22: e841 2300 strex r3, r2, [r1]
- 8010b26: 62fb str r3, [r7, #44] @ 0x2c
- return(result);
- 8010b28: 6afb ldr r3, [r7, #44] @ 0x2c
- 8010b2a: 2b00 cmp r3, #0
- 8010b2c: d1e5 bne.n 8010afa <HAL_UART_Transmit_IT+0x7e>
- 8010b2e: e028 b.n 8010b82 <HAL_UART_Transmit_IT+0x106>
- }
- else
- {
- /* Set the Tx ISR function pointer according to the data word length */
- if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
- 8010b30: 68fb ldr r3, [r7, #12]
- 8010b32: 689b ldr r3, [r3, #8]
- 8010b34: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 8010b38: d107 bne.n 8010b4a <HAL_UART_Transmit_IT+0xce>
- 8010b3a: 68fb ldr r3, [r7, #12]
- 8010b3c: 691b ldr r3, [r3, #16]
- 8010b3e: 2b00 cmp r3, #0
- 8010b40: d103 bne.n 8010b4a <HAL_UART_Transmit_IT+0xce>
- {
- huart->TxISR = UART_TxISR_16BIT;
- 8010b42: 68fb ldr r3, [r7, #12]
- 8010b44: 4a15 ldr r2, [pc, #84] @ (8010b9c <HAL_UART_Transmit_IT+0x120>)
- 8010b46: 679a str r2, [r3, #120] @ 0x78
- 8010b48: e002 b.n 8010b50 <HAL_UART_Transmit_IT+0xd4>
- }
- else
- {
- huart->TxISR = UART_TxISR_8BIT;
- 8010b4a: 68fb ldr r3, [r7, #12]
- 8010b4c: 4a14 ldr r2, [pc, #80] @ (8010ba0 <HAL_UART_Transmit_IT+0x124>)
- 8010b4e: 679a str r2, [r3, #120] @ 0x78
- }
- /* Enable the Transmit Data Register Empty interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
- 8010b50: 68fb ldr r3, [r7, #12]
- 8010b52: 681b ldr r3, [r3, #0]
- 8010b54: 617b str r3, [r7, #20]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8010b56: 697b ldr r3, [r7, #20]
- 8010b58: e853 3f00 ldrex r3, [r3]
- 8010b5c: 613b str r3, [r7, #16]
- return(result);
- 8010b5e: 693b ldr r3, [r7, #16]
- 8010b60: f043 0380 orr.w r3, r3, #128 @ 0x80
- 8010b64: 63fb str r3, [r7, #60] @ 0x3c
- 8010b66: 68fb ldr r3, [r7, #12]
- 8010b68: 681b ldr r3, [r3, #0]
- 8010b6a: 461a mov r2, r3
- 8010b6c: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8010b6e: 623b str r3, [r7, #32]
- 8010b70: 61fa str r2, [r7, #28]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8010b72: 69f9 ldr r1, [r7, #28]
- 8010b74: 6a3a ldr r2, [r7, #32]
- 8010b76: e841 2300 strex r3, r2, [r1]
- 8010b7a: 61bb str r3, [r7, #24]
- return(result);
- 8010b7c: 69bb ldr r3, [r7, #24]
- 8010b7e: 2b00 cmp r3, #0
- 8010b80: d1e6 bne.n 8010b50 <HAL_UART_Transmit_IT+0xd4>
- }
- return HAL_OK;
- 8010b82: 2300 movs r3, #0
- 8010b84: e000 b.n 8010b88 <HAL_UART_Transmit_IT+0x10c>
- }
- else
- {
- return HAL_BUSY;
- 8010b86: 2302 movs r3, #2
- }
- }
- 8010b88: 4618 mov r0, r3
- 8010b8a: 3744 adds r7, #68 @ 0x44
- 8010b8c: 46bd mov sp, r7
- 8010b8e: f85d 7b04 ldr.w r7, [sp], #4
- 8010b92: 4770 bx lr
- 8010b94: 08012707 .word 0x08012707
- 8010b98: 08012627 .word 0x08012627
- 8010b9c: 08012565 .word 0x08012565
- 8010ba0: 080124ad .word 0x080124ad
- 08010ba4 <HAL_UART_IRQHandler>:
- * @brief Handle UART interrupt request.
- * @param huart UART handle.
- * @retval None
- */
- void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
- {
- 8010ba4: b580 push {r7, lr}
- 8010ba6: b0ba sub sp, #232 @ 0xe8
- 8010ba8: af00 add r7, sp, #0
- 8010baa: 6078 str r0, [r7, #4]
- uint32_t isrflags = READ_REG(huart->Instance->ISR);
- 8010bac: 687b ldr r3, [r7, #4]
- 8010bae: 681b ldr r3, [r3, #0]
- 8010bb0: 69db ldr r3, [r3, #28]
- 8010bb2: f8c7 30e4 str.w r3, [r7, #228] @ 0xe4
- uint32_t cr1its = READ_REG(huart->Instance->CR1);
- 8010bb6: 687b ldr r3, [r7, #4]
- 8010bb8: 681b ldr r3, [r3, #0]
- 8010bba: 681b ldr r3, [r3, #0]
- 8010bbc: f8c7 30e0 str.w r3, [r7, #224] @ 0xe0
- uint32_t cr3its = READ_REG(huart->Instance->CR3);
- 8010bc0: 687b ldr r3, [r7, #4]
- 8010bc2: 681b ldr r3, [r3, #0]
- 8010bc4: 689b ldr r3, [r3, #8]
- 8010bc6: f8c7 30dc str.w r3, [r7, #220] @ 0xdc
- uint32_t errorflags;
- uint32_t errorcode;
- /* If no error occurs */
- errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
- 8010bca: f8d7 20e4 ldr.w r2, [r7, #228] @ 0xe4
- 8010bce: f640 030f movw r3, #2063 @ 0x80f
- 8010bd2: 4013 ands r3, r2
- 8010bd4: f8c7 30d8 str.w r3, [r7, #216] @ 0xd8
- if (errorflags == 0U)
- 8010bd8: f8d7 30d8 ldr.w r3, [r7, #216] @ 0xd8
- 8010bdc: 2b00 cmp r3, #0
- 8010bde: d11b bne.n 8010c18 <HAL_UART_IRQHandler+0x74>
- {
- /* UART in mode Receiver ---------------------------------------------------*/
- if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
- 8010be0: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010be4: f003 0320 and.w r3, r3, #32
- 8010be8: 2b00 cmp r3, #0
- 8010bea: d015 beq.n 8010c18 <HAL_UART_IRQHandler+0x74>
- && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
- 8010bec: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 8010bf0: f003 0320 and.w r3, r3, #32
- 8010bf4: 2b00 cmp r3, #0
- 8010bf6: d105 bne.n 8010c04 <HAL_UART_IRQHandler+0x60>
- || ((cr3its & USART_CR3_RXFTIE) != 0U)))
- 8010bf8: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc
- 8010bfc: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
- 8010c00: 2b00 cmp r3, #0
- 8010c02: d009 beq.n 8010c18 <HAL_UART_IRQHandler+0x74>
- {
- if (huart->RxISR != NULL)
- 8010c04: 687b ldr r3, [r7, #4]
- 8010c06: 6f5b ldr r3, [r3, #116] @ 0x74
- 8010c08: 2b00 cmp r3, #0
- 8010c0a: f000 8377 beq.w 80112fc <HAL_UART_IRQHandler+0x758>
- {
- huart->RxISR(huart);
- 8010c0e: 687b ldr r3, [r7, #4]
- 8010c10: 6f5b ldr r3, [r3, #116] @ 0x74
- 8010c12: 6878 ldr r0, [r7, #4]
- 8010c14: 4798 blx r3
- }
- return;
- 8010c16: e371 b.n 80112fc <HAL_UART_IRQHandler+0x758>
- }
- }
- /* If some errors occur */
- if ((errorflags != 0U)
- 8010c18: f8d7 30d8 ldr.w r3, [r7, #216] @ 0xd8
- 8010c1c: 2b00 cmp r3, #0
- 8010c1e: f000 8123 beq.w 8010e68 <HAL_UART_IRQHandler+0x2c4>
- && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
- 8010c22: f8d7 20dc ldr.w r2, [r7, #220] @ 0xdc
- 8010c26: 4b8d ldr r3, [pc, #564] @ (8010e5c <HAL_UART_IRQHandler+0x2b8>)
- 8010c28: 4013 ands r3, r2
- 8010c2a: 2b00 cmp r3, #0
- 8010c2c: d106 bne.n 8010c3c <HAL_UART_IRQHandler+0x98>
- || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
- 8010c2e: f8d7 20e0 ldr.w r2, [r7, #224] @ 0xe0
- 8010c32: 4b8b ldr r3, [pc, #556] @ (8010e60 <HAL_UART_IRQHandler+0x2bc>)
- 8010c34: 4013 ands r3, r2
- 8010c36: 2b00 cmp r3, #0
- 8010c38: f000 8116 beq.w 8010e68 <HAL_UART_IRQHandler+0x2c4>
- {
- /* UART parity error interrupt occurred -------------------------------------*/
- if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
- 8010c3c: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010c40: f003 0301 and.w r3, r3, #1
- 8010c44: 2b00 cmp r3, #0
- 8010c46: d011 beq.n 8010c6c <HAL_UART_IRQHandler+0xc8>
- 8010c48: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 8010c4c: f403 7380 and.w r3, r3, #256 @ 0x100
- 8010c50: 2b00 cmp r3, #0
- 8010c52: d00b beq.n 8010c6c <HAL_UART_IRQHandler+0xc8>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
- 8010c54: 687b ldr r3, [r7, #4]
- 8010c56: 681b ldr r3, [r3, #0]
- 8010c58: 2201 movs r2, #1
- 8010c5a: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_PE;
- 8010c5c: 687b ldr r3, [r7, #4]
- 8010c5e: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8010c62: f043 0201 orr.w r2, r3, #1
- 8010c66: 687b ldr r3, [r7, #4]
- 8010c68: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART frame error interrupt occurred --------------------------------------*/
- if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
- 8010c6c: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010c70: f003 0302 and.w r3, r3, #2
- 8010c74: 2b00 cmp r3, #0
- 8010c76: d011 beq.n 8010c9c <HAL_UART_IRQHandler+0xf8>
- 8010c78: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc
- 8010c7c: f003 0301 and.w r3, r3, #1
- 8010c80: 2b00 cmp r3, #0
- 8010c82: d00b beq.n 8010c9c <HAL_UART_IRQHandler+0xf8>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
- 8010c84: 687b ldr r3, [r7, #4]
- 8010c86: 681b ldr r3, [r3, #0]
- 8010c88: 2202 movs r2, #2
- 8010c8a: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_FE;
- 8010c8c: 687b ldr r3, [r7, #4]
- 8010c8e: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8010c92: f043 0204 orr.w r2, r3, #4
- 8010c96: 687b ldr r3, [r7, #4]
- 8010c98: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART noise error interrupt occurred --------------------------------------*/
- if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
- 8010c9c: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010ca0: f003 0304 and.w r3, r3, #4
- 8010ca4: 2b00 cmp r3, #0
- 8010ca6: d011 beq.n 8010ccc <HAL_UART_IRQHandler+0x128>
- 8010ca8: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc
- 8010cac: f003 0301 and.w r3, r3, #1
- 8010cb0: 2b00 cmp r3, #0
- 8010cb2: d00b beq.n 8010ccc <HAL_UART_IRQHandler+0x128>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
- 8010cb4: 687b ldr r3, [r7, #4]
- 8010cb6: 681b ldr r3, [r3, #0]
- 8010cb8: 2204 movs r2, #4
- 8010cba: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_NE;
- 8010cbc: 687b ldr r3, [r7, #4]
- 8010cbe: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8010cc2: f043 0202 orr.w r2, r3, #2
- 8010cc6: 687b ldr r3, [r7, #4]
- 8010cc8: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART Over-Run interrupt occurred -----------------------------------------*/
- if (((isrflags & USART_ISR_ORE) != 0U)
- 8010ccc: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010cd0: f003 0308 and.w r3, r3, #8
- 8010cd4: 2b00 cmp r3, #0
- 8010cd6: d017 beq.n 8010d08 <HAL_UART_IRQHandler+0x164>
- && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
- 8010cd8: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 8010cdc: f003 0320 and.w r3, r3, #32
- 8010ce0: 2b00 cmp r3, #0
- 8010ce2: d105 bne.n 8010cf0 <HAL_UART_IRQHandler+0x14c>
- ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
- 8010ce4: f8d7 20dc ldr.w r2, [r7, #220] @ 0xdc
- 8010ce8: 4b5c ldr r3, [pc, #368] @ (8010e5c <HAL_UART_IRQHandler+0x2b8>)
- 8010cea: 4013 ands r3, r2
- && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
- 8010cec: 2b00 cmp r3, #0
- 8010cee: d00b beq.n 8010d08 <HAL_UART_IRQHandler+0x164>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
- 8010cf0: 687b ldr r3, [r7, #4]
- 8010cf2: 681b ldr r3, [r3, #0]
- 8010cf4: 2208 movs r2, #8
- 8010cf6: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_ORE;
- 8010cf8: 687b ldr r3, [r7, #4]
- 8010cfa: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8010cfe: f043 0208 orr.w r2, r3, #8
- 8010d02: 687b ldr r3, [r7, #4]
- 8010d04: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART Receiver Timeout interrupt occurred ---------------------------------*/
- if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
- 8010d08: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010d0c: f403 6300 and.w r3, r3, #2048 @ 0x800
- 8010d10: 2b00 cmp r3, #0
- 8010d12: d012 beq.n 8010d3a <HAL_UART_IRQHandler+0x196>
- 8010d14: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 8010d18: f003 6380 and.w r3, r3, #67108864 @ 0x4000000
- 8010d1c: 2b00 cmp r3, #0
- 8010d1e: d00c beq.n 8010d3a <HAL_UART_IRQHandler+0x196>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
- 8010d20: 687b ldr r3, [r7, #4]
- 8010d22: 681b ldr r3, [r3, #0]
- 8010d24: f44f 6200 mov.w r2, #2048 @ 0x800
- 8010d28: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_RTO;
- 8010d2a: 687b ldr r3, [r7, #4]
- 8010d2c: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8010d30: f043 0220 orr.w r2, r3, #32
- 8010d34: 687b ldr r3, [r7, #4]
- 8010d36: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* Call UART Error Call back function if need be ----------------------------*/
- if (huart->ErrorCode != HAL_UART_ERROR_NONE)
- 8010d3a: 687b ldr r3, [r7, #4]
- 8010d3c: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8010d40: 2b00 cmp r3, #0
- 8010d42: f000 82dd beq.w 8011300 <HAL_UART_IRQHandler+0x75c>
- {
- /* UART in mode Receiver --------------------------------------------------*/
- if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
- 8010d46: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010d4a: f003 0320 and.w r3, r3, #32
- 8010d4e: 2b00 cmp r3, #0
- 8010d50: d013 beq.n 8010d7a <HAL_UART_IRQHandler+0x1d6>
- && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
- 8010d52: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 8010d56: f003 0320 and.w r3, r3, #32
- 8010d5a: 2b00 cmp r3, #0
- 8010d5c: d105 bne.n 8010d6a <HAL_UART_IRQHandler+0x1c6>
- || ((cr3its & USART_CR3_RXFTIE) != 0U)))
- 8010d5e: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc
- 8010d62: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
- 8010d66: 2b00 cmp r3, #0
- 8010d68: d007 beq.n 8010d7a <HAL_UART_IRQHandler+0x1d6>
- {
- if (huart->RxISR != NULL)
- 8010d6a: 687b ldr r3, [r7, #4]
- 8010d6c: 6f5b ldr r3, [r3, #116] @ 0x74
- 8010d6e: 2b00 cmp r3, #0
- 8010d70: d003 beq.n 8010d7a <HAL_UART_IRQHandler+0x1d6>
- {
- huart->RxISR(huart);
- 8010d72: 687b ldr r3, [r7, #4]
- 8010d74: 6f5b ldr r3, [r3, #116] @ 0x74
- 8010d76: 6878 ldr r0, [r7, #4]
- 8010d78: 4798 blx r3
- /* If Error is to be considered as blocking :
- - Receiver Timeout error in Reception
- - Overrun error in Reception
- - any error occurs in DMA mode reception
- */
- errorcode = huart->ErrorCode;
- 8010d7a: 687b ldr r3, [r7, #4]
- 8010d7c: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8010d80: f8c7 30d4 str.w r3, [r7, #212] @ 0xd4
- if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
- 8010d84: 687b ldr r3, [r7, #4]
- 8010d86: 681b ldr r3, [r3, #0]
- 8010d88: 689b ldr r3, [r3, #8]
- 8010d8a: f003 0340 and.w r3, r3, #64 @ 0x40
- 8010d8e: 2b40 cmp r3, #64 @ 0x40
- 8010d90: d005 beq.n 8010d9e <HAL_UART_IRQHandler+0x1fa>
- ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
- 8010d92: f8d7 30d4 ldr.w r3, [r7, #212] @ 0xd4
- 8010d96: f003 0328 and.w r3, r3, #40 @ 0x28
- if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
- 8010d9a: 2b00 cmp r3, #0
- 8010d9c: d054 beq.n 8010e48 <HAL_UART_IRQHandler+0x2a4>
- {
- /* Blocking error : transfer is aborted
- Set the UART state ready to be able to start again the process,
- Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
- UART_EndRxTransfer(huart);
- 8010d9e: 6878 ldr r0, [r7, #4]
- 8010da0: f001 fb08 bl 80123b4 <UART_EndRxTransfer>
- /* Abort the UART DMA Rx channel if enabled */
- if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
- 8010da4: 687b ldr r3, [r7, #4]
- 8010da6: 681b ldr r3, [r3, #0]
- 8010da8: 689b ldr r3, [r3, #8]
- 8010daa: f003 0340 and.w r3, r3, #64 @ 0x40
- 8010dae: 2b40 cmp r3, #64 @ 0x40
- 8010db0: d146 bne.n 8010e40 <HAL_UART_IRQHandler+0x29c>
- {
- /* Disable the UART DMA Rx request if enabled */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
- 8010db2: 687b ldr r3, [r7, #4]
- 8010db4: 681b ldr r3, [r3, #0]
- 8010db6: 3308 adds r3, #8
- 8010db8: f8c7 309c str.w r3, [r7, #156] @ 0x9c
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8010dbc: f8d7 309c ldr.w r3, [r7, #156] @ 0x9c
- 8010dc0: e853 3f00 ldrex r3, [r3]
- 8010dc4: f8c7 3098 str.w r3, [r7, #152] @ 0x98
- return(result);
- 8010dc8: f8d7 3098 ldr.w r3, [r7, #152] @ 0x98
- 8010dcc: f023 0340 bic.w r3, r3, #64 @ 0x40
- 8010dd0: f8c7 30d0 str.w r3, [r7, #208] @ 0xd0
- 8010dd4: 687b ldr r3, [r7, #4]
- 8010dd6: 681b ldr r3, [r3, #0]
- 8010dd8: 3308 adds r3, #8
- 8010dda: f8d7 20d0 ldr.w r2, [r7, #208] @ 0xd0
- 8010dde: f8c7 20a8 str.w r2, [r7, #168] @ 0xa8
- 8010de2: f8c7 30a4 str.w r3, [r7, #164] @ 0xa4
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8010de6: f8d7 10a4 ldr.w r1, [r7, #164] @ 0xa4
- 8010dea: f8d7 20a8 ldr.w r2, [r7, #168] @ 0xa8
- 8010dee: e841 2300 strex r3, r2, [r1]
- 8010df2: f8c7 30a0 str.w r3, [r7, #160] @ 0xa0
- return(result);
- 8010df6: f8d7 30a0 ldr.w r3, [r7, #160] @ 0xa0
- 8010dfa: 2b00 cmp r3, #0
- 8010dfc: d1d9 bne.n 8010db2 <HAL_UART_IRQHandler+0x20e>
- /* Abort the UART DMA Rx channel */
- if (huart->hdmarx != NULL)
- 8010dfe: 687b ldr r3, [r7, #4]
- 8010e00: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010e04: 2b00 cmp r3, #0
- 8010e06: d017 beq.n 8010e38 <HAL_UART_IRQHandler+0x294>
- {
- /* Set the UART DMA Abort callback :
- will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
- huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
- 8010e08: 687b ldr r3, [r7, #4]
- 8010e0a: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010e0e: 4a15 ldr r2, [pc, #84] @ (8010e64 <HAL_UART_IRQHandler+0x2c0>)
- 8010e10: 651a str r2, [r3, #80] @ 0x50
- /* Abort DMA RX */
- if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
- 8010e12: 687b ldr r3, [r7, #4]
- 8010e14: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010e18: 4618 mov r0, r3
- 8010e1a: f7f7 ff5f bl 8008cdc <HAL_DMA_Abort_IT>
- 8010e1e: 4603 mov r3, r0
- 8010e20: 2b00 cmp r3, #0
- 8010e22: d019 beq.n 8010e58 <HAL_UART_IRQHandler+0x2b4>
- {
- /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
- huart->hdmarx->XferAbortCallback(huart->hdmarx);
- 8010e24: 687b ldr r3, [r7, #4]
- 8010e26: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010e2a: 6d1b ldr r3, [r3, #80] @ 0x50
- 8010e2c: 687a ldr r2, [r7, #4]
- 8010e2e: f8d2 2080 ldr.w r2, [r2, #128] @ 0x80
- 8010e32: 4610 mov r0, r2
- 8010e34: 4798 blx r3
- if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
- 8010e36: e00f b.n 8010e58 <HAL_UART_IRQHandler+0x2b4>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered error callback*/
- huart->ErrorCallback(huart);
- #else
- /*Call legacy weak error callback*/
- HAL_UART_ErrorCallback(huart);
- 8010e38: 6878 ldr r0, [r7, #4]
- 8010e3a: f000 fa6d bl 8011318 <HAL_UART_ErrorCallback>
- if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
- 8010e3e: e00b b.n 8010e58 <HAL_UART_IRQHandler+0x2b4>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered error callback*/
- huart->ErrorCallback(huart);
- #else
- /*Call legacy weak error callback*/
- HAL_UART_ErrorCallback(huart);
- 8010e40: 6878 ldr r0, [r7, #4]
- 8010e42: f000 fa69 bl 8011318 <HAL_UART_ErrorCallback>
- if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
- 8010e46: e007 b.n 8010e58 <HAL_UART_IRQHandler+0x2b4>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered error callback*/
- huart->ErrorCallback(huart);
- #else
- /*Call legacy weak error callback*/
- HAL_UART_ErrorCallback(huart);
- 8010e48: 6878 ldr r0, [r7, #4]
- 8010e4a: f000 fa65 bl 8011318 <HAL_UART_ErrorCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- huart->ErrorCode = HAL_UART_ERROR_NONE;
- 8010e4e: 687b ldr r3, [r7, #4]
- 8010e50: 2200 movs r2, #0
- 8010e52: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- }
- return;
- 8010e56: e253 b.n 8011300 <HAL_UART_IRQHandler+0x75c>
- if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
- 8010e58: bf00 nop
- return;
- 8010e5a: e251 b.n 8011300 <HAL_UART_IRQHandler+0x75c>
- 8010e5c: 10000001 .word 0x10000001
- 8010e60: 04000120 .word 0x04000120
- 8010e64: 08012481 .word 0x08012481
- } /* End if some error occurs */
- /* Check current reception Mode :
- If Reception till IDLE event has been selected : */
- if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
- 8010e68: 687b ldr r3, [r7, #4]
- 8010e6a: 6edb ldr r3, [r3, #108] @ 0x6c
- 8010e6c: 2b01 cmp r3, #1
- 8010e6e: f040 81e7 bne.w 8011240 <HAL_UART_IRQHandler+0x69c>
- && ((isrflags & USART_ISR_IDLE) != 0U)
- 8010e72: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8010e76: f003 0310 and.w r3, r3, #16
- 8010e7a: 2b00 cmp r3, #0
- 8010e7c: f000 81e0 beq.w 8011240 <HAL_UART_IRQHandler+0x69c>
- && ((cr1its & USART_ISR_IDLE) != 0U))
- 8010e80: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 8010e84: f003 0310 and.w r3, r3, #16
- 8010e88: 2b00 cmp r3, #0
- 8010e8a: f000 81d9 beq.w 8011240 <HAL_UART_IRQHandler+0x69c>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
- 8010e8e: 687b ldr r3, [r7, #4]
- 8010e90: 681b ldr r3, [r3, #0]
- 8010e92: 2210 movs r2, #16
- 8010e94: 621a str r2, [r3, #32]
- /* Check if DMA mode is enabled in UART */
- if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
- 8010e96: 687b ldr r3, [r7, #4]
- 8010e98: 681b ldr r3, [r3, #0]
- 8010e9a: 689b ldr r3, [r3, #8]
- 8010e9c: f003 0340 and.w r3, r3, #64 @ 0x40
- 8010ea0: 2b40 cmp r3, #64 @ 0x40
- 8010ea2: f040 8151 bne.w 8011148 <HAL_UART_IRQHandler+0x5a4>
- {
- /* DMA mode enabled */
- /* Check received length : If all expected data are received, do nothing,
- (DMA cplt callback will be called).
- Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
- uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
- 8010ea6: 687b ldr r3, [r7, #4]
- 8010ea8: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010eac: 681b ldr r3, [r3, #0]
- 8010eae: 4a96 ldr r2, [pc, #600] @ (8011108 <HAL_UART_IRQHandler+0x564>)
- 8010eb0: 4293 cmp r3, r2
- 8010eb2: d068 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010eb4: 687b ldr r3, [r7, #4]
- 8010eb6: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010eba: 681b ldr r3, [r3, #0]
- 8010ebc: 4a93 ldr r2, [pc, #588] @ (801110c <HAL_UART_IRQHandler+0x568>)
- 8010ebe: 4293 cmp r3, r2
- 8010ec0: d061 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010ec2: 687b ldr r3, [r7, #4]
- 8010ec4: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010ec8: 681b ldr r3, [r3, #0]
- 8010eca: 4a91 ldr r2, [pc, #580] @ (8011110 <HAL_UART_IRQHandler+0x56c>)
- 8010ecc: 4293 cmp r3, r2
- 8010ece: d05a beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010ed0: 687b ldr r3, [r7, #4]
- 8010ed2: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010ed6: 681b ldr r3, [r3, #0]
- 8010ed8: 4a8e ldr r2, [pc, #568] @ (8011114 <HAL_UART_IRQHandler+0x570>)
- 8010eda: 4293 cmp r3, r2
- 8010edc: d053 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010ede: 687b ldr r3, [r7, #4]
- 8010ee0: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010ee4: 681b ldr r3, [r3, #0]
- 8010ee6: 4a8c ldr r2, [pc, #560] @ (8011118 <HAL_UART_IRQHandler+0x574>)
- 8010ee8: 4293 cmp r3, r2
- 8010eea: d04c beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010eec: 687b ldr r3, [r7, #4]
- 8010eee: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010ef2: 681b ldr r3, [r3, #0]
- 8010ef4: 4a89 ldr r2, [pc, #548] @ (801111c <HAL_UART_IRQHandler+0x578>)
- 8010ef6: 4293 cmp r3, r2
- 8010ef8: d045 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010efa: 687b ldr r3, [r7, #4]
- 8010efc: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f00: 681b ldr r3, [r3, #0]
- 8010f02: 4a87 ldr r2, [pc, #540] @ (8011120 <HAL_UART_IRQHandler+0x57c>)
- 8010f04: 4293 cmp r3, r2
- 8010f06: d03e beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f08: 687b ldr r3, [r7, #4]
- 8010f0a: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f0e: 681b ldr r3, [r3, #0]
- 8010f10: 4a84 ldr r2, [pc, #528] @ (8011124 <HAL_UART_IRQHandler+0x580>)
- 8010f12: 4293 cmp r3, r2
- 8010f14: d037 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f16: 687b ldr r3, [r7, #4]
- 8010f18: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f1c: 681b ldr r3, [r3, #0]
- 8010f1e: 4a82 ldr r2, [pc, #520] @ (8011128 <HAL_UART_IRQHandler+0x584>)
- 8010f20: 4293 cmp r3, r2
- 8010f22: d030 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f24: 687b ldr r3, [r7, #4]
- 8010f26: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f2a: 681b ldr r3, [r3, #0]
- 8010f2c: 4a7f ldr r2, [pc, #508] @ (801112c <HAL_UART_IRQHandler+0x588>)
- 8010f2e: 4293 cmp r3, r2
- 8010f30: d029 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f32: 687b ldr r3, [r7, #4]
- 8010f34: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f38: 681b ldr r3, [r3, #0]
- 8010f3a: 4a7d ldr r2, [pc, #500] @ (8011130 <HAL_UART_IRQHandler+0x58c>)
- 8010f3c: 4293 cmp r3, r2
- 8010f3e: d022 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f40: 687b ldr r3, [r7, #4]
- 8010f42: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f46: 681b ldr r3, [r3, #0]
- 8010f48: 4a7a ldr r2, [pc, #488] @ (8011134 <HAL_UART_IRQHandler+0x590>)
- 8010f4a: 4293 cmp r3, r2
- 8010f4c: d01b beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f4e: 687b ldr r3, [r7, #4]
- 8010f50: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f54: 681b ldr r3, [r3, #0]
- 8010f56: 4a78 ldr r2, [pc, #480] @ (8011138 <HAL_UART_IRQHandler+0x594>)
- 8010f58: 4293 cmp r3, r2
- 8010f5a: d014 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f5c: 687b ldr r3, [r7, #4]
- 8010f5e: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f62: 681b ldr r3, [r3, #0]
- 8010f64: 4a75 ldr r2, [pc, #468] @ (801113c <HAL_UART_IRQHandler+0x598>)
- 8010f66: 4293 cmp r3, r2
- 8010f68: d00d beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f6a: 687b ldr r3, [r7, #4]
- 8010f6c: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f70: 681b ldr r3, [r3, #0]
- 8010f72: 4a73 ldr r2, [pc, #460] @ (8011140 <HAL_UART_IRQHandler+0x59c>)
- 8010f74: 4293 cmp r3, r2
- 8010f76: d006 beq.n 8010f86 <HAL_UART_IRQHandler+0x3e2>
- 8010f78: 687b ldr r3, [r7, #4]
- 8010f7a: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f7e: 681b ldr r3, [r3, #0]
- 8010f80: 4a70 ldr r2, [pc, #448] @ (8011144 <HAL_UART_IRQHandler+0x5a0>)
- 8010f82: 4293 cmp r3, r2
- 8010f84: d106 bne.n 8010f94 <HAL_UART_IRQHandler+0x3f0>
- 8010f86: 687b ldr r3, [r7, #4]
- 8010f88: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f8c: 681b ldr r3, [r3, #0]
- 8010f8e: 685b ldr r3, [r3, #4]
- 8010f90: b29b uxth r3, r3
- 8010f92: e005 b.n 8010fa0 <HAL_UART_IRQHandler+0x3fc>
- 8010f94: 687b ldr r3, [r7, #4]
- 8010f96: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010f9a: 681b ldr r3, [r3, #0]
- 8010f9c: 685b ldr r3, [r3, #4]
- 8010f9e: b29b uxth r3, r3
- 8010fa0: f8a7 30be strh.w r3, [r7, #190] @ 0xbe
- if ((nb_remaining_rx_data > 0U)
- 8010fa4: f8b7 30be ldrh.w r3, [r7, #190] @ 0xbe
- 8010fa8: 2b00 cmp r3, #0
- 8010faa: f000 81ab beq.w 8011304 <HAL_UART_IRQHandler+0x760>
- && (nb_remaining_rx_data < huart->RxXferSize))
- 8010fae: 687b ldr r3, [r7, #4]
- 8010fb0: f8b3 305c ldrh.w r3, [r3, #92] @ 0x5c
- 8010fb4: f8b7 20be ldrh.w r2, [r7, #190] @ 0xbe
- 8010fb8: 429a cmp r2, r3
- 8010fba: f080 81a3 bcs.w 8011304 <HAL_UART_IRQHandler+0x760>
- {
- /* Reception is not complete */
- huart->RxXferCount = nb_remaining_rx_data;
- 8010fbe: 687b ldr r3, [r7, #4]
- 8010fc0: f8b7 20be ldrh.w r2, [r7, #190] @ 0xbe
- 8010fc4: f8a3 205e strh.w r2, [r3, #94] @ 0x5e
- /* In Normal mode, end DMA xfer and HAL UART Rx process*/
- if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
- 8010fc8: 687b ldr r3, [r7, #4]
- 8010fca: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 8010fce: 69db ldr r3, [r3, #28]
- 8010fd0: f5b3 7f80 cmp.w r3, #256 @ 0x100
- 8010fd4: f000 8087 beq.w 80110e6 <HAL_UART_IRQHandler+0x542>
- {
- /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
- 8010fd8: 687b ldr r3, [r7, #4]
- 8010fda: 681b ldr r3, [r3, #0]
- 8010fdc: f8c7 3088 str.w r3, [r7, #136] @ 0x88
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8010fe0: f8d7 3088 ldr.w r3, [r7, #136] @ 0x88
- 8010fe4: e853 3f00 ldrex r3, [r3]
- 8010fe8: f8c7 3084 str.w r3, [r7, #132] @ 0x84
- return(result);
- 8010fec: f8d7 3084 ldr.w r3, [r7, #132] @ 0x84
- 8010ff0: f423 7380 bic.w r3, r3, #256 @ 0x100
- 8010ff4: f8c7 30b8 str.w r3, [r7, #184] @ 0xb8
- 8010ff8: 687b ldr r3, [r7, #4]
- 8010ffa: 681b ldr r3, [r3, #0]
- 8010ffc: 461a mov r2, r3
- 8010ffe: f8d7 30b8 ldr.w r3, [r7, #184] @ 0xb8
- 8011002: f8c7 3094 str.w r3, [r7, #148] @ 0x94
- 8011006: f8c7 2090 str.w r2, [r7, #144] @ 0x90
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801100a: f8d7 1090 ldr.w r1, [r7, #144] @ 0x90
- 801100e: f8d7 2094 ldr.w r2, [r7, #148] @ 0x94
- 8011012: e841 2300 strex r3, r2, [r1]
- 8011016: f8c7 308c str.w r3, [r7, #140] @ 0x8c
- return(result);
- 801101a: f8d7 308c ldr.w r3, [r7, #140] @ 0x8c
- 801101e: 2b00 cmp r3, #0
- 8011020: d1da bne.n 8010fd8 <HAL_UART_IRQHandler+0x434>
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
- 8011022: 687b ldr r3, [r7, #4]
- 8011024: 681b ldr r3, [r3, #0]
- 8011026: 3308 adds r3, #8
- 8011028: 677b str r3, [r7, #116] @ 0x74
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 801102a: 6f7b ldr r3, [r7, #116] @ 0x74
- 801102c: e853 3f00 ldrex r3, [r3]
- 8011030: 673b str r3, [r7, #112] @ 0x70
- return(result);
- 8011032: 6f3b ldr r3, [r7, #112] @ 0x70
- 8011034: f023 0301 bic.w r3, r3, #1
- 8011038: f8c7 30b4 str.w r3, [r7, #180] @ 0xb4
- 801103c: 687b ldr r3, [r7, #4]
- 801103e: 681b ldr r3, [r3, #0]
- 8011040: 3308 adds r3, #8
- 8011042: f8d7 20b4 ldr.w r2, [r7, #180] @ 0xb4
- 8011046: f8c7 2080 str.w r2, [r7, #128] @ 0x80
- 801104a: 67fb str r3, [r7, #124] @ 0x7c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801104c: 6ff9 ldr r1, [r7, #124] @ 0x7c
- 801104e: f8d7 2080 ldr.w r2, [r7, #128] @ 0x80
- 8011052: e841 2300 strex r3, r2, [r1]
- 8011056: 67bb str r3, [r7, #120] @ 0x78
- return(result);
- 8011058: 6fbb ldr r3, [r7, #120] @ 0x78
- 801105a: 2b00 cmp r3, #0
- 801105c: d1e1 bne.n 8011022 <HAL_UART_IRQHandler+0x47e>
- /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
- in the UART CR3 register */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
- 801105e: 687b ldr r3, [r7, #4]
- 8011060: 681b ldr r3, [r3, #0]
- 8011062: 3308 adds r3, #8
- 8011064: 663b str r3, [r7, #96] @ 0x60
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8011066: 6e3b ldr r3, [r7, #96] @ 0x60
- 8011068: e853 3f00 ldrex r3, [r3]
- 801106c: 65fb str r3, [r7, #92] @ 0x5c
- return(result);
- 801106e: 6dfb ldr r3, [r7, #92] @ 0x5c
- 8011070: f023 0340 bic.w r3, r3, #64 @ 0x40
- 8011074: f8c7 30b0 str.w r3, [r7, #176] @ 0xb0
- 8011078: 687b ldr r3, [r7, #4]
- 801107a: 681b ldr r3, [r3, #0]
- 801107c: 3308 adds r3, #8
- 801107e: f8d7 20b0 ldr.w r2, [r7, #176] @ 0xb0
- 8011082: 66fa str r2, [r7, #108] @ 0x6c
- 8011084: 66bb str r3, [r7, #104] @ 0x68
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8011086: 6eb9 ldr r1, [r7, #104] @ 0x68
- 8011088: 6efa ldr r2, [r7, #108] @ 0x6c
- 801108a: e841 2300 strex r3, r2, [r1]
- 801108e: 667b str r3, [r7, #100] @ 0x64
- return(result);
- 8011090: 6e7b ldr r3, [r7, #100] @ 0x64
- 8011092: 2b00 cmp r3, #0
- 8011094: d1e3 bne.n 801105e <HAL_UART_IRQHandler+0x4ba>
- /* At end of Rx process, restore huart->RxState to Ready */
- huart->RxState = HAL_UART_STATE_READY;
- 8011096: 687b ldr r3, [r7, #4]
- 8011098: 2220 movs r2, #32
- 801109a: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 801109e: 687b ldr r3, [r7, #4]
- 80110a0: 2200 movs r2, #0
- 80110a2: 66da str r2, [r3, #108] @ 0x6c
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 80110a4: 687b ldr r3, [r7, #4]
- 80110a6: 681b ldr r3, [r3, #0]
- 80110a8: 64fb str r3, [r7, #76] @ 0x4c
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80110aa: 6cfb ldr r3, [r7, #76] @ 0x4c
- 80110ac: e853 3f00 ldrex r3, [r3]
- 80110b0: 64bb str r3, [r7, #72] @ 0x48
- return(result);
- 80110b2: 6cbb ldr r3, [r7, #72] @ 0x48
- 80110b4: f023 0310 bic.w r3, r3, #16
- 80110b8: f8c7 30ac str.w r3, [r7, #172] @ 0xac
- 80110bc: 687b ldr r3, [r7, #4]
- 80110be: 681b ldr r3, [r3, #0]
- 80110c0: 461a mov r2, r3
- 80110c2: f8d7 30ac ldr.w r3, [r7, #172] @ 0xac
- 80110c6: 65bb str r3, [r7, #88] @ 0x58
- 80110c8: 657a str r2, [r7, #84] @ 0x54
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80110ca: 6d79 ldr r1, [r7, #84] @ 0x54
- 80110cc: 6dba ldr r2, [r7, #88] @ 0x58
- 80110ce: e841 2300 strex r3, r2, [r1]
- 80110d2: 653b str r3, [r7, #80] @ 0x50
- return(result);
- 80110d4: 6d3b ldr r3, [r7, #80] @ 0x50
- 80110d6: 2b00 cmp r3, #0
- 80110d8: d1e4 bne.n 80110a4 <HAL_UART_IRQHandler+0x500>
- /* Last bytes received, so no need as the abort is immediate */
- (void)HAL_DMA_Abort(huart->hdmarx);
- 80110da: 687b ldr r3, [r7, #4]
- 80110dc: f8d3 3080 ldr.w r3, [r3, #128] @ 0x80
- 80110e0: 4618 mov r0, r3
- 80110e2: f7f7 fadd bl 80086a0 <HAL_DMA_Abort>
- }
- /* Initialize type of RxEvent that correspond to RxEvent callback execution;
- In this case, Rx Event type is Idle Event */
- huart->RxEventType = HAL_UART_RXEVENT_IDLE;
- 80110e6: 687b ldr r3, [r7, #4]
- 80110e8: 2202 movs r2, #2
- 80110ea: 671a str r2, [r3, #112] @ 0x70
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx Event callback*/
- huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
- #else
- /*Call legacy weak Rx Event callback*/
- HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
- 80110ec: 687b ldr r3, [r7, #4]
- 80110ee: f8b3 205c ldrh.w r2, [r3, #92] @ 0x5c
- 80110f2: 687b ldr r3, [r7, #4]
- 80110f4: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 80110f8: b29b uxth r3, r3
- 80110fa: 1ad3 subs r3, r2, r3
- 80110fc: b29b uxth r3, r3
- 80110fe: 4619 mov r1, r3
- 8011100: 6878 ldr r0, [r7, #4]
- 8011102: f7f3 f8d7 bl 80042b4 <HAL_UARTEx_RxEventCallback>
- #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
- }
- return;
- 8011106: e0fd b.n 8011304 <HAL_UART_IRQHandler+0x760>
- 8011108: 40020010 .word 0x40020010
- 801110c: 40020028 .word 0x40020028
- 8011110: 40020040 .word 0x40020040
- 8011114: 40020058 .word 0x40020058
- 8011118: 40020070 .word 0x40020070
- 801111c: 40020088 .word 0x40020088
- 8011120: 400200a0 .word 0x400200a0
- 8011124: 400200b8 .word 0x400200b8
- 8011128: 40020410 .word 0x40020410
- 801112c: 40020428 .word 0x40020428
- 8011130: 40020440 .word 0x40020440
- 8011134: 40020458 .word 0x40020458
- 8011138: 40020470 .word 0x40020470
- 801113c: 40020488 .word 0x40020488
- 8011140: 400204a0 .word 0x400204a0
- 8011144: 400204b8 .word 0x400204b8
- else
- {
- /* DMA mode not enabled */
- /* Check received length : If all expected data are received, do nothing.
- Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
- uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
- 8011148: 687b ldr r3, [r7, #4]
- 801114a: f8b3 205c ldrh.w r2, [r3, #92] @ 0x5c
- 801114e: 687b ldr r3, [r7, #4]
- 8011150: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8011154: b29b uxth r3, r3
- 8011156: 1ad3 subs r3, r2, r3
- 8011158: f8a7 30ce strh.w r3, [r7, #206] @ 0xce
- if ((huart->RxXferCount > 0U)
- 801115c: 687b ldr r3, [r7, #4]
- 801115e: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8011162: b29b uxth r3, r3
- 8011164: 2b00 cmp r3, #0
- 8011166: f000 80cf beq.w 8011308 <HAL_UART_IRQHandler+0x764>
- && (nb_rx_data > 0U))
- 801116a: f8b7 30ce ldrh.w r3, [r7, #206] @ 0xce
- 801116e: 2b00 cmp r3, #0
- 8011170: f000 80ca beq.w 8011308 <HAL_UART_IRQHandler+0x764>
- {
- /* Disable the UART Parity Error Interrupt and RXNE interrupts */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
- 8011174: 687b ldr r3, [r7, #4]
- 8011176: 681b ldr r3, [r3, #0]
- 8011178: 63bb str r3, [r7, #56] @ 0x38
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 801117a: 6bbb ldr r3, [r7, #56] @ 0x38
- 801117c: e853 3f00 ldrex r3, [r3]
- 8011180: 637b str r3, [r7, #52] @ 0x34
- return(result);
- 8011182: 6b7b ldr r3, [r7, #52] @ 0x34
- 8011184: f423 7390 bic.w r3, r3, #288 @ 0x120
- 8011188: f8c7 30c8 str.w r3, [r7, #200] @ 0xc8
- 801118c: 687b ldr r3, [r7, #4]
- 801118e: 681b ldr r3, [r3, #0]
- 8011190: 461a mov r2, r3
- 8011192: f8d7 30c8 ldr.w r3, [r7, #200] @ 0xc8
- 8011196: 647b str r3, [r7, #68] @ 0x44
- 8011198: 643a str r2, [r7, #64] @ 0x40
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801119a: 6c39 ldr r1, [r7, #64] @ 0x40
- 801119c: 6c7a ldr r2, [r7, #68] @ 0x44
- 801119e: e841 2300 strex r3, r2, [r1]
- 80111a2: 63fb str r3, [r7, #60] @ 0x3c
- return(result);
- 80111a4: 6bfb ldr r3, [r7, #60] @ 0x3c
- 80111a6: 2b00 cmp r3, #0
- 80111a8: d1e4 bne.n 8011174 <HAL_UART_IRQHandler+0x5d0>
- /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
- 80111aa: 687b ldr r3, [r7, #4]
- 80111ac: 681b ldr r3, [r3, #0]
- 80111ae: 3308 adds r3, #8
- 80111b0: 627b str r3, [r7, #36] @ 0x24
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80111b2: 6a7b ldr r3, [r7, #36] @ 0x24
- 80111b4: e853 3f00 ldrex r3, [r3]
- 80111b8: 623b str r3, [r7, #32]
- return(result);
- 80111ba: 6a3a ldr r2, [r7, #32]
- 80111bc: 4b55 ldr r3, [pc, #340] @ (8011314 <HAL_UART_IRQHandler+0x770>)
- 80111be: 4013 ands r3, r2
- 80111c0: f8c7 30c4 str.w r3, [r7, #196] @ 0xc4
- 80111c4: 687b ldr r3, [r7, #4]
- 80111c6: 681b ldr r3, [r3, #0]
- 80111c8: 3308 adds r3, #8
- 80111ca: f8d7 20c4 ldr.w r2, [r7, #196] @ 0xc4
- 80111ce: 633a str r2, [r7, #48] @ 0x30
- 80111d0: 62fb str r3, [r7, #44] @ 0x2c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80111d2: 6af9 ldr r1, [r7, #44] @ 0x2c
- 80111d4: 6b3a ldr r2, [r7, #48] @ 0x30
- 80111d6: e841 2300 strex r3, r2, [r1]
- 80111da: 62bb str r3, [r7, #40] @ 0x28
- return(result);
- 80111dc: 6abb ldr r3, [r7, #40] @ 0x28
- 80111de: 2b00 cmp r3, #0
- 80111e0: d1e3 bne.n 80111aa <HAL_UART_IRQHandler+0x606>
- /* Rx process is completed, restore huart->RxState to Ready */
- huart->RxState = HAL_UART_STATE_READY;
- 80111e2: 687b ldr r3, [r7, #4]
- 80111e4: 2220 movs r2, #32
- 80111e6: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 80111ea: 687b ldr r3, [r7, #4]
- 80111ec: 2200 movs r2, #0
- 80111ee: 66da str r2, [r3, #108] @ 0x6c
- /* Clear RxISR function pointer */
- huart->RxISR = NULL;
- 80111f0: 687b ldr r3, [r7, #4]
- 80111f2: 2200 movs r2, #0
- 80111f4: 675a str r2, [r3, #116] @ 0x74
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 80111f6: 687b ldr r3, [r7, #4]
- 80111f8: 681b ldr r3, [r3, #0]
- 80111fa: 613b str r3, [r7, #16]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80111fc: 693b ldr r3, [r7, #16]
- 80111fe: e853 3f00 ldrex r3, [r3]
- 8011202: 60fb str r3, [r7, #12]
- return(result);
- 8011204: 68fb ldr r3, [r7, #12]
- 8011206: f023 0310 bic.w r3, r3, #16
- 801120a: f8c7 30c0 str.w r3, [r7, #192] @ 0xc0
- 801120e: 687b ldr r3, [r7, #4]
- 8011210: 681b ldr r3, [r3, #0]
- 8011212: 461a mov r2, r3
- 8011214: f8d7 30c0 ldr.w r3, [r7, #192] @ 0xc0
- 8011218: 61fb str r3, [r7, #28]
- 801121a: 61ba str r2, [r7, #24]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801121c: 69b9 ldr r1, [r7, #24]
- 801121e: 69fa ldr r2, [r7, #28]
- 8011220: e841 2300 strex r3, r2, [r1]
- 8011224: 617b str r3, [r7, #20]
- return(result);
- 8011226: 697b ldr r3, [r7, #20]
- 8011228: 2b00 cmp r3, #0
- 801122a: d1e4 bne.n 80111f6 <HAL_UART_IRQHandler+0x652>
- /* Initialize type of RxEvent that correspond to RxEvent callback execution;
- In this case, Rx Event type is Idle Event */
- huart->RxEventType = HAL_UART_RXEVENT_IDLE;
- 801122c: 687b ldr r3, [r7, #4]
- 801122e: 2202 movs r2, #2
- 8011230: 671a str r2, [r3, #112] @ 0x70
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx complete callback*/
- huart->RxEventCallback(huart, nb_rx_data);
- #else
- /*Call legacy weak Rx Event callback*/
- HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
- 8011232: f8b7 30ce ldrh.w r3, [r7, #206] @ 0xce
- 8011236: 4619 mov r1, r3
- 8011238: 6878 ldr r0, [r7, #4]
- 801123a: f7f3 f83b bl 80042b4 <HAL_UARTEx_RxEventCallback>
- #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
- }
- return;
- 801123e: e063 b.n 8011308 <HAL_UART_IRQHandler+0x764>
- }
- }
- /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
- if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
- 8011240: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 8011244: f403 1380 and.w r3, r3, #1048576 @ 0x100000
- 8011248: 2b00 cmp r3, #0
- 801124a: d00e beq.n 801126a <HAL_UART_IRQHandler+0x6c6>
- 801124c: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc
- 8011250: f403 0380 and.w r3, r3, #4194304 @ 0x400000
- 8011254: 2b00 cmp r3, #0
- 8011256: d008 beq.n 801126a <HAL_UART_IRQHandler+0x6c6>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
- 8011258: 687b ldr r3, [r7, #4]
- 801125a: 681b ldr r3, [r3, #0]
- 801125c: f44f 1280 mov.w r2, #1048576 @ 0x100000
- 8011260: 621a str r2, [r3, #32]
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /* Call registered Wakeup Callback */
- huart->WakeupCallback(huart);
- #else
- /* Call legacy weak Wakeup Callback */
- HAL_UARTEx_WakeupCallback(huart);
- 8011262: 6878 ldr r0, [r7, #4]
- 8011264: f002 f80c bl 8013280 <HAL_UARTEx_WakeupCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- return;
- 8011268: e051 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- }
- /* UART in mode Transmitter ------------------------------------------------*/
- if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
- 801126a: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 801126e: f003 0380 and.w r3, r3, #128 @ 0x80
- 8011272: 2b00 cmp r3, #0
- 8011274: d014 beq.n 80112a0 <HAL_UART_IRQHandler+0x6fc>
- && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
- 8011276: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 801127a: f003 0380 and.w r3, r3, #128 @ 0x80
- 801127e: 2b00 cmp r3, #0
- 8011280: d105 bne.n 801128e <HAL_UART_IRQHandler+0x6ea>
- || ((cr3its & USART_CR3_TXFTIE) != 0U)))
- 8011282: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc
- 8011286: f403 0300 and.w r3, r3, #8388608 @ 0x800000
- 801128a: 2b00 cmp r3, #0
- 801128c: d008 beq.n 80112a0 <HAL_UART_IRQHandler+0x6fc>
- {
- if (huart->TxISR != NULL)
- 801128e: 687b ldr r3, [r7, #4]
- 8011290: 6f9b ldr r3, [r3, #120] @ 0x78
- 8011292: 2b00 cmp r3, #0
- 8011294: d03a beq.n 801130c <HAL_UART_IRQHandler+0x768>
- {
- huart->TxISR(huart);
- 8011296: 687b ldr r3, [r7, #4]
- 8011298: 6f9b ldr r3, [r3, #120] @ 0x78
- 801129a: 6878 ldr r0, [r7, #4]
- 801129c: 4798 blx r3
- }
- return;
- 801129e: e035 b.n 801130c <HAL_UART_IRQHandler+0x768>
- }
- /* UART in mode Transmitter (transmission end) -----------------------------*/
- if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
- 80112a0: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 80112a4: f003 0340 and.w r3, r3, #64 @ 0x40
- 80112a8: 2b00 cmp r3, #0
- 80112aa: d009 beq.n 80112c0 <HAL_UART_IRQHandler+0x71c>
- 80112ac: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 80112b0: f003 0340 and.w r3, r3, #64 @ 0x40
- 80112b4: 2b00 cmp r3, #0
- 80112b6: d003 beq.n 80112c0 <HAL_UART_IRQHandler+0x71c>
- {
- UART_EndTransmit_IT(huart);
- 80112b8: 6878 ldr r0, [r7, #4]
- 80112ba: f001 fa99 bl 80127f0 <UART_EndTransmit_IT>
- return;
- 80112be: e026 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- }
- /* UART TX Fifo Empty occurred ----------------------------------------------*/
- if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
- 80112c0: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 80112c4: f403 0300 and.w r3, r3, #8388608 @ 0x800000
- 80112c8: 2b00 cmp r3, #0
- 80112ca: d009 beq.n 80112e0 <HAL_UART_IRQHandler+0x73c>
- 80112cc: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 80112d0: f003 4380 and.w r3, r3, #1073741824 @ 0x40000000
- 80112d4: 2b00 cmp r3, #0
- 80112d6: d003 beq.n 80112e0 <HAL_UART_IRQHandler+0x73c>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /* Call registered Tx Fifo Empty Callback */
- huart->TxFifoEmptyCallback(huart);
- #else
- /* Call legacy weak Tx Fifo Empty Callback */
- HAL_UARTEx_TxFifoEmptyCallback(huart);
- 80112d8: 6878 ldr r0, [r7, #4]
- 80112da: f001 ffe5 bl 80132a8 <HAL_UARTEx_TxFifoEmptyCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- return;
- 80112de: e016 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- }
- /* UART RX Fifo Full occurred ----------------------------------------------*/
- if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
- 80112e0: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4
- 80112e4: f003 7380 and.w r3, r3, #16777216 @ 0x1000000
- 80112e8: 2b00 cmp r3, #0
- 80112ea: d010 beq.n 801130e <HAL_UART_IRQHandler+0x76a>
- 80112ec: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0
- 80112f0: 2b00 cmp r3, #0
- 80112f2: da0c bge.n 801130e <HAL_UART_IRQHandler+0x76a>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /* Call registered Rx Fifo Full Callback */
- huart->RxFifoFullCallback(huart);
- #else
- /* Call legacy weak Rx Fifo Full Callback */
- HAL_UARTEx_RxFifoFullCallback(huart);
- 80112f4: 6878 ldr r0, [r7, #4]
- 80112f6: f001 ffcd bl 8013294 <HAL_UARTEx_RxFifoFullCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- return;
- 80112fa: e008 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- return;
- 80112fc: bf00 nop
- 80112fe: e006 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- return;
- 8011300: bf00 nop
- 8011302: e004 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- return;
- 8011304: bf00 nop
- 8011306: e002 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- return;
- 8011308: bf00 nop
- 801130a: e000 b.n 801130e <HAL_UART_IRQHandler+0x76a>
- return;
- 801130c: bf00 nop
- }
- }
- 801130e: 37e8 adds r7, #232 @ 0xe8
- 8011310: 46bd mov sp, r7
- 8011312: bd80 pop {r7, pc}
- 8011314: effffffe .word 0xeffffffe
- 08011318 <HAL_UART_ErrorCallback>:
- * @brief UART error callback.
- * @param huart UART handle.
- * @retval None
- */
- __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
- {
- 8011318: b480 push {r7}
- 801131a: b083 sub sp, #12
- 801131c: af00 add r7, sp, #0
- 801131e: 6078 str r0, [r7, #4]
- UNUSED(huart);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_UART_ErrorCallback can be implemented in the user file.
- */
- }
- 8011320: bf00 nop
- 8011322: 370c adds r7, #12
- 8011324: 46bd mov sp, r7
- 8011326: f85d 7b04 ldr.w r7, [sp], #4
- 801132a: 4770 bx lr
- 0801132c <UART_SetConfig>:
- * @brief Configure the UART peripheral.
- * @param huart UART handle.
- * @retval HAL status
- */
- HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
- {
- 801132c: e92d 4fb0 stmdb sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
- 8011330: b092 sub sp, #72 @ 0x48
- 8011332: af00 add r7, sp, #0
- 8011334: 6178 str r0, [r7, #20]
- uint32_t tmpreg;
- uint16_t brrtemp;
- UART_ClockSourceTypeDef clocksource;
- uint32_t usartdiv;
- HAL_StatusTypeDef ret = HAL_OK;
- 8011336: 2300 movs r3, #0
- 8011338: f887 3042 strb.w r3, [r7, #66] @ 0x42
- * the UART Word Length, Parity, Mode and oversampling:
- * set the M bits according to huart->Init.WordLength value
- * set PCE and PS bits according to huart->Init.Parity value
- * set TE and RE bits according to huart->Init.Mode value
- * set OVER8 bit according to huart->Init.OverSampling value */
- tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
- 801133c: 697b ldr r3, [r7, #20]
- 801133e: 689a ldr r2, [r3, #8]
- 8011340: 697b ldr r3, [r7, #20]
- 8011342: 691b ldr r3, [r3, #16]
- 8011344: 431a orrs r2, r3
- 8011346: 697b ldr r3, [r7, #20]
- 8011348: 695b ldr r3, [r3, #20]
- 801134a: 431a orrs r2, r3
- 801134c: 697b ldr r3, [r7, #20]
- 801134e: 69db ldr r3, [r3, #28]
- 8011350: 4313 orrs r3, r2
- 8011352: 647b str r3, [r7, #68] @ 0x44
- MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
- 8011354: 697b ldr r3, [r7, #20]
- 8011356: 681b ldr r3, [r3, #0]
- 8011358: 681a ldr r2, [r3, #0]
- 801135a: 4bbe ldr r3, [pc, #760] @ (8011654 <UART_SetConfig+0x328>)
- 801135c: 4013 ands r3, r2
- 801135e: 697a ldr r2, [r7, #20]
- 8011360: 6812 ldr r2, [r2, #0]
- 8011362: 6c79 ldr r1, [r7, #68] @ 0x44
- 8011364: 430b orrs r3, r1
- 8011366: 6013 str r3, [r2, #0]
- /*-------------------------- USART CR2 Configuration -----------------------*/
- /* Configure the UART Stop Bits: Set STOP[13:12] bits according
- * to huart->Init.StopBits value */
- MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
- 8011368: 697b ldr r3, [r7, #20]
- 801136a: 681b ldr r3, [r3, #0]
- 801136c: 685b ldr r3, [r3, #4]
- 801136e: f423 5140 bic.w r1, r3, #12288 @ 0x3000
- 8011372: 697b ldr r3, [r7, #20]
- 8011374: 68da ldr r2, [r3, #12]
- 8011376: 697b ldr r3, [r7, #20]
- 8011378: 681b ldr r3, [r3, #0]
- 801137a: 430a orrs r2, r1
- 801137c: 605a str r2, [r3, #4]
- /* Configure
- * - UART HardWare Flow Control: set CTSE and RTSE bits according
- * to huart->Init.HwFlowCtl value
- * - one-bit sampling method versus three samples' majority rule according
- * to huart->Init.OneBitSampling (not applicable to LPUART) */
- tmpreg = (uint32_t)huart->Init.HwFlowCtl;
- 801137e: 697b ldr r3, [r7, #20]
- 8011380: 699b ldr r3, [r3, #24]
- 8011382: 647b str r3, [r7, #68] @ 0x44
- if (!(UART_INSTANCE_LOWPOWER(huart)))
- 8011384: 697b ldr r3, [r7, #20]
- 8011386: 681b ldr r3, [r3, #0]
- 8011388: 4ab3 ldr r2, [pc, #716] @ (8011658 <UART_SetConfig+0x32c>)
- 801138a: 4293 cmp r3, r2
- 801138c: d004 beq.n 8011398 <UART_SetConfig+0x6c>
- {
- tmpreg |= huart->Init.OneBitSampling;
- 801138e: 697b ldr r3, [r7, #20]
- 8011390: 6a1b ldr r3, [r3, #32]
- 8011392: 6c7a ldr r2, [r7, #68] @ 0x44
- 8011394: 4313 orrs r3, r2
- 8011396: 647b str r3, [r7, #68] @ 0x44
- }
- MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
- 8011398: 697b ldr r3, [r7, #20]
- 801139a: 681b ldr r3, [r3, #0]
- 801139c: 689a ldr r2, [r3, #8]
- 801139e: 4baf ldr r3, [pc, #700] @ (801165c <UART_SetConfig+0x330>)
- 80113a0: 4013 ands r3, r2
- 80113a2: 697a ldr r2, [r7, #20]
- 80113a4: 6812 ldr r2, [r2, #0]
- 80113a6: 6c79 ldr r1, [r7, #68] @ 0x44
- 80113a8: 430b orrs r3, r1
- 80113aa: 6093 str r3, [r2, #8]
- /*-------------------------- USART PRESC Configuration -----------------------*/
- /* Configure
- * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
- MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
- 80113ac: 697b ldr r3, [r7, #20]
- 80113ae: 681b ldr r3, [r3, #0]
- 80113b0: 6adb ldr r3, [r3, #44] @ 0x2c
- 80113b2: f023 010f bic.w r1, r3, #15
- 80113b6: 697b ldr r3, [r7, #20]
- 80113b8: 6a5a ldr r2, [r3, #36] @ 0x24
- 80113ba: 697b ldr r3, [r7, #20]
- 80113bc: 681b ldr r3, [r3, #0]
- 80113be: 430a orrs r2, r1
- 80113c0: 62da str r2, [r3, #44] @ 0x2c
- /*-------------------------- USART BRR Configuration -----------------------*/
- UART_GETCLOCKSOURCE(huart, clocksource);
- 80113c2: 697b ldr r3, [r7, #20]
- 80113c4: 681b ldr r3, [r3, #0]
- 80113c6: 4aa6 ldr r2, [pc, #664] @ (8011660 <UART_SetConfig+0x334>)
- 80113c8: 4293 cmp r3, r2
- 80113ca: d177 bne.n 80114bc <UART_SetConfig+0x190>
- 80113cc: 4ba5 ldr r3, [pc, #660] @ (8011664 <UART_SetConfig+0x338>)
- 80113ce: 6d5b ldr r3, [r3, #84] @ 0x54
- 80113d0: f003 0338 and.w r3, r3, #56 @ 0x38
- 80113d4: 2b28 cmp r3, #40 @ 0x28
- 80113d6: d86d bhi.n 80114b4 <UART_SetConfig+0x188>
- 80113d8: a201 add r2, pc, #4 @ (adr r2, 80113e0 <UART_SetConfig+0xb4>)
- 80113da: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80113de: bf00 nop
- 80113e0: 08011485 .word 0x08011485
- 80113e4: 080114b5 .word 0x080114b5
- 80113e8: 080114b5 .word 0x080114b5
- 80113ec: 080114b5 .word 0x080114b5
- 80113f0: 080114b5 .word 0x080114b5
- 80113f4: 080114b5 .word 0x080114b5
- 80113f8: 080114b5 .word 0x080114b5
- 80113fc: 080114b5 .word 0x080114b5
- 8011400: 0801148d .word 0x0801148d
- 8011404: 080114b5 .word 0x080114b5
- 8011408: 080114b5 .word 0x080114b5
- 801140c: 080114b5 .word 0x080114b5
- 8011410: 080114b5 .word 0x080114b5
- 8011414: 080114b5 .word 0x080114b5
- 8011418: 080114b5 .word 0x080114b5
- 801141c: 080114b5 .word 0x080114b5
- 8011420: 08011495 .word 0x08011495
- 8011424: 080114b5 .word 0x080114b5
- 8011428: 080114b5 .word 0x080114b5
- 801142c: 080114b5 .word 0x080114b5
- 8011430: 080114b5 .word 0x080114b5
- 8011434: 080114b5 .word 0x080114b5
- 8011438: 080114b5 .word 0x080114b5
- 801143c: 080114b5 .word 0x080114b5
- 8011440: 0801149d .word 0x0801149d
- 8011444: 080114b5 .word 0x080114b5
- 8011448: 080114b5 .word 0x080114b5
- 801144c: 080114b5 .word 0x080114b5
- 8011450: 080114b5 .word 0x080114b5
- 8011454: 080114b5 .word 0x080114b5
- 8011458: 080114b5 .word 0x080114b5
- 801145c: 080114b5 .word 0x080114b5
- 8011460: 080114a5 .word 0x080114a5
- 8011464: 080114b5 .word 0x080114b5
- 8011468: 080114b5 .word 0x080114b5
- 801146c: 080114b5 .word 0x080114b5
- 8011470: 080114b5 .word 0x080114b5
- 8011474: 080114b5 .word 0x080114b5
- 8011478: 080114b5 .word 0x080114b5
- 801147c: 080114b5 .word 0x080114b5
- 8011480: 080114ad .word 0x080114ad
- 8011484: 2301 movs r3, #1
- 8011486: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801148a: e222 b.n 80118d2 <UART_SetConfig+0x5a6>
- 801148c: 2304 movs r3, #4
- 801148e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011492: e21e b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011494: 2308 movs r3, #8
- 8011496: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801149a: e21a b.n 80118d2 <UART_SetConfig+0x5a6>
- 801149c: 2310 movs r3, #16
- 801149e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80114a2: e216 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80114a4: 2320 movs r3, #32
- 80114a6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80114aa: e212 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80114ac: 2340 movs r3, #64 @ 0x40
- 80114ae: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80114b2: e20e b.n 80118d2 <UART_SetConfig+0x5a6>
- 80114b4: 2380 movs r3, #128 @ 0x80
- 80114b6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80114ba: e20a b.n 80118d2 <UART_SetConfig+0x5a6>
- 80114bc: 697b ldr r3, [r7, #20]
- 80114be: 681b ldr r3, [r3, #0]
- 80114c0: 4a69 ldr r2, [pc, #420] @ (8011668 <UART_SetConfig+0x33c>)
- 80114c2: 4293 cmp r3, r2
- 80114c4: d130 bne.n 8011528 <UART_SetConfig+0x1fc>
- 80114c6: 4b67 ldr r3, [pc, #412] @ (8011664 <UART_SetConfig+0x338>)
- 80114c8: 6d5b ldr r3, [r3, #84] @ 0x54
- 80114ca: f003 0307 and.w r3, r3, #7
- 80114ce: 2b05 cmp r3, #5
- 80114d0: d826 bhi.n 8011520 <UART_SetConfig+0x1f4>
- 80114d2: a201 add r2, pc, #4 @ (adr r2, 80114d8 <UART_SetConfig+0x1ac>)
- 80114d4: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80114d8: 080114f1 .word 0x080114f1
- 80114dc: 080114f9 .word 0x080114f9
- 80114e0: 08011501 .word 0x08011501
- 80114e4: 08011509 .word 0x08011509
- 80114e8: 08011511 .word 0x08011511
- 80114ec: 08011519 .word 0x08011519
- 80114f0: 2300 movs r3, #0
- 80114f2: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80114f6: e1ec b.n 80118d2 <UART_SetConfig+0x5a6>
- 80114f8: 2304 movs r3, #4
- 80114fa: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80114fe: e1e8 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011500: 2308 movs r3, #8
- 8011502: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011506: e1e4 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011508: 2310 movs r3, #16
- 801150a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801150e: e1e0 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011510: 2320 movs r3, #32
- 8011512: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011516: e1dc b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011518: 2340 movs r3, #64 @ 0x40
- 801151a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801151e: e1d8 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011520: 2380 movs r3, #128 @ 0x80
- 8011522: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011526: e1d4 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011528: 697b ldr r3, [r7, #20]
- 801152a: 681b ldr r3, [r3, #0]
- 801152c: 4a4f ldr r2, [pc, #316] @ (801166c <UART_SetConfig+0x340>)
- 801152e: 4293 cmp r3, r2
- 8011530: d130 bne.n 8011594 <UART_SetConfig+0x268>
- 8011532: 4b4c ldr r3, [pc, #304] @ (8011664 <UART_SetConfig+0x338>)
- 8011534: 6d5b ldr r3, [r3, #84] @ 0x54
- 8011536: f003 0307 and.w r3, r3, #7
- 801153a: 2b05 cmp r3, #5
- 801153c: d826 bhi.n 801158c <UART_SetConfig+0x260>
- 801153e: a201 add r2, pc, #4 @ (adr r2, 8011544 <UART_SetConfig+0x218>)
- 8011540: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8011544: 0801155d .word 0x0801155d
- 8011548: 08011565 .word 0x08011565
- 801154c: 0801156d .word 0x0801156d
- 8011550: 08011575 .word 0x08011575
- 8011554: 0801157d .word 0x0801157d
- 8011558: 08011585 .word 0x08011585
- 801155c: 2300 movs r3, #0
- 801155e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011562: e1b6 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011564: 2304 movs r3, #4
- 8011566: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801156a: e1b2 b.n 80118d2 <UART_SetConfig+0x5a6>
- 801156c: 2308 movs r3, #8
- 801156e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011572: e1ae b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011574: 2310 movs r3, #16
- 8011576: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801157a: e1aa b.n 80118d2 <UART_SetConfig+0x5a6>
- 801157c: 2320 movs r3, #32
- 801157e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011582: e1a6 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011584: 2340 movs r3, #64 @ 0x40
- 8011586: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801158a: e1a2 b.n 80118d2 <UART_SetConfig+0x5a6>
- 801158c: 2380 movs r3, #128 @ 0x80
- 801158e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011592: e19e b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011594: 697b ldr r3, [r7, #20]
- 8011596: 681b ldr r3, [r3, #0]
- 8011598: 4a35 ldr r2, [pc, #212] @ (8011670 <UART_SetConfig+0x344>)
- 801159a: 4293 cmp r3, r2
- 801159c: d130 bne.n 8011600 <UART_SetConfig+0x2d4>
- 801159e: 4b31 ldr r3, [pc, #196] @ (8011664 <UART_SetConfig+0x338>)
- 80115a0: 6d5b ldr r3, [r3, #84] @ 0x54
- 80115a2: f003 0307 and.w r3, r3, #7
- 80115a6: 2b05 cmp r3, #5
- 80115a8: d826 bhi.n 80115f8 <UART_SetConfig+0x2cc>
- 80115aa: a201 add r2, pc, #4 @ (adr r2, 80115b0 <UART_SetConfig+0x284>)
- 80115ac: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80115b0: 080115c9 .word 0x080115c9
- 80115b4: 080115d1 .word 0x080115d1
- 80115b8: 080115d9 .word 0x080115d9
- 80115bc: 080115e1 .word 0x080115e1
- 80115c0: 080115e9 .word 0x080115e9
- 80115c4: 080115f1 .word 0x080115f1
- 80115c8: 2300 movs r3, #0
- 80115ca: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80115ce: e180 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80115d0: 2304 movs r3, #4
- 80115d2: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80115d6: e17c b.n 80118d2 <UART_SetConfig+0x5a6>
- 80115d8: 2308 movs r3, #8
- 80115da: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80115de: e178 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80115e0: 2310 movs r3, #16
- 80115e2: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80115e6: e174 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80115e8: 2320 movs r3, #32
- 80115ea: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80115ee: e170 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80115f0: 2340 movs r3, #64 @ 0x40
- 80115f2: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80115f6: e16c b.n 80118d2 <UART_SetConfig+0x5a6>
- 80115f8: 2380 movs r3, #128 @ 0x80
- 80115fa: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80115fe: e168 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011600: 697b ldr r3, [r7, #20]
- 8011602: 681b ldr r3, [r3, #0]
- 8011604: 4a1b ldr r2, [pc, #108] @ (8011674 <UART_SetConfig+0x348>)
- 8011606: 4293 cmp r3, r2
- 8011608: d142 bne.n 8011690 <UART_SetConfig+0x364>
- 801160a: 4b16 ldr r3, [pc, #88] @ (8011664 <UART_SetConfig+0x338>)
- 801160c: 6d5b ldr r3, [r3, #84] @ 0x54
- 801160e: f003 0307 and.w r3, r3, #7
- 8011612: 2b05 cmp r3, #5
- 8011614: d838 bhi.n 8011688 <UART_SetConfig+0x35c>
- 8011616: a201 add r2, pc, #4 @ (adr r2, 801161c <UART_SetConfig+0x2f0>)
- 8011618: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 801161c: 08011635 .word 0x08011635
- 8011620: 0801163d .word 0x0801163d
- 8011624: 08011645 .word 0x08011645
- 8011628: 0801164d .word 0x0801164d
- 801162c: 08011679 .word 0x08011679
- 8011630: 08011681 .word 0x08011681
- 8011634: 2300 movs r3, #0
- 8011636: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801163a: e14a b.n 80118d2 <UART_SetConfig+0x5a6>
- 801163c: 2304 movs r3, #4
- 801163e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011642: e146 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011644: 2308 movs r3, #8
- 8011646: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801164a: e142 b.n 80118d2 <UART_SetConfig+0x5a6>
- 801164c: 2310 movs r3, #16
- 801164e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011652: e13e b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011654: cfff69f3 .word 0xcfff69f3
- 8011658: 58000c00 .word 0x58000c00
- 801165c: 11fff4ff .word 0x11fff4ff
- 8011660: 40011000 .word 0x40011000
- 8011664: 58024400 .word 0x58024400
- 8011668: 40004400 .word 0x40004400
- 801166c: 40004800 .word 0x40004800
- 8011670: 40004c00 .word 0x40004c00
- 8011674: 40005000 .word 0x40005000
- 8011678: 2320 movs r3, #32
- 801167a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801167e: e128 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011680: 2340 movs r3, #64 @ 0x40
- 8011682: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011686: e124 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011688: 2380 movs r3, #128 @ 0x80
- 801168a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801168e: e120 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011690: 697b ldr r3, [r7, #20]
- 8011692: 681b ldr r3, [r3, #0]
- 8011694: 4acb ldr r2, [pc, #812] @ (80119c4 <UART_SetConfig+0x698>)
- 8011696: 4293 cmp r3, r2
- 8011698: d176 bne.n 8011788 <UART_SetConfig+0x45c>
- 801169a: 4bcb ldr r3, [pc, #812] @ (80119c8 <UART_SetConfig+0x69c>)
- 801169c: 6d5b ldr r3, [r3, #84] @ 0x54
- 801169e: f003 0338 and.w r3, r3, #56 @ 0x38
- 80116a2: 2b28 cmp r3, #40 @ 0x28
- 80116a4: d86c bhi.n 8011780 <UART_SetConfig+0x454>
- 80116a6: a201 add r2, pc, #4 @ (adr r2, 80116ac <UART_SetConfig+0x380>)
- 80116a8: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80116ac: 08011751 .word 0x08011751
- 80116b0: 08011781 .word 0x08011781
- 80116b4: 08011781 .word 0x08011781
- 80116b8: 08011781 .word 0x08011781
- 80116bc: 08011781 .word 0x08011781
- 80116c0: 08011781 .word 0x08011781
- 80116c4: 08011781 .word 0x08011781
- 80116c8: 08011781 .word 0x08011781
- 80116cc: 08011759 .word 0x08011759
- 80116d0: 08011781 .word 0x08011781
- 80116d4: 08011781 .word 0x08011781
- 80116d8: 08011781 .word 0x08011781
- 80116dc: 08011781 .word 0x08011781
- 80116e0: 08011781 .word 0x08011781
- 80116e4: 08011781 .word 0x08011781
- 80116e8: 08011781 .word 0x08011781
- 80116ec: 08011761 .word 0x08011761
- 80116f0: 08011781 .word 0x08011781
- 80116f4: 08011781 .word 0x08011781
- 80116f8: 08011781 .word 0x08011781
- 80116fc: 08011781 .word 0x08011781
- 8011700: 08011781 .word 0x08011781
- 8011704: 08011781 .word 0x08011781
- 8011708: 08011781 .word 0x08011781
- 801170c: 08011769 .word 0x08011769
- 8011710: 08011781 .word 0x08011781
- 8011714: 08011781 .word 0x08011781
- 8011718: 08011781 .word 0x08011781
- 801171c: 08011781 .word 0x08011781
- 8011720: 08011781 .word 0x08011781
- 8011724: 08011781 .word 0x08011781
- 8011728: 08011781 .word 0x08011781
- 801172c: 08011771 .word 0x08011771
- 8011730: 08011781 .word 0x08011781
- 8011734: 08011781 .word 0x08011781
- 8011738: 08011781 .word 0x08011781
- 801173c: 08011781 .word 0x08011781
- 8011740: 08011781 .word 0x08011781
- 8011744: 08011781 .word 0x08011781
- 8011748: 08011781 .word 0x08011781
- 801174c: 08011779 .word 0x08011779
- 8011750: 2301 movs r3, #1
- 8011752: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011756: e0bc b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011758: 2304 movs r3, #4
- 801175a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801175e: e0b8 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011760: 2308 movs r3, #8
- 8011762: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011766: e0b4 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011768: 2310 movs r3, #16
- 801176a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801176e: e0b0 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011770: 2320 movs r3, #32
- 8011772: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011776: e0ac b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011778: 2340 movs r3, #64 @ 0x40
- 801177a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801177e: e0a8 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011780: 2380 movs r3, #128 @ 0x80
- 8011782: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011786: e0a4 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011788: 697b ldr r3, [r7, #20]
- 801178a: 681b ldr r3, [r3, #0]
- 801178c: 4a8f ldr r2, [pc, #572] @ (80119cc <UART_SetConfig+0x6a0>)
- 801178e: 4293 cmp r3, r2
- 8011790: d130 bne.n 80117f4 <UART_SetConfig+0x4c8>
- 8011792: 4b8d ldr r3, [pc, #564] @ (80119c8 <UART_SetConfig+0x69c>)
- 8011794: 6d5b ldr r3, [r3, #84] @ 0x54
- 8011796: f003 0307 and.w r3, r3, #7
- 801179a: 2b05 cmp r3, #5
- 801179c: d826 bhi.n 80117ec <UART_SetConfig+0x4c0>
- 801179e: a201 add r2, pc, #4 @ (adr r2, 80117a4 <UART_SetConfig+0x478>)
- 80117a0: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80117a4: 080117bd .word 0x080117bd
- 80117a8: 080117c5 .word 0x080117c5
- 80117ac: 080117cd .word 0x080117cd
- 80117b0: 080117d5 .word 0x080117d5
- 80117b4: 080117dd .word 0x080117dd
- 80117b8: 080117e5 .word 0x080117e5
- 80117bc: 2300 movs r3, #0
- 80117be: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80117c2: e086 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80117c4: 2304 movs r3, #4
- 80117c6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80117ca: e082 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80117cc: 2308 movs r3, #8
- 80117ce: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80117d2: e07e b.n 80118d2 <UART_SetConfig+0x5a6>
- 80117d4: 2310 movs r3, #16
- 80117d6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80117da: e07a b.n 80118d2 <UART_SetConfig+0x5a6>
- 80117dc: 2320 movs r3, #32
- 80117de: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80117e2: e076 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80117e4: 2340 movs r3, #64 @ 0x40
- 80117e6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80117ea: e072 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80117ec: 2380 movs r3, #128 @ 0x80
- 80117ee: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80117f2: e06e b.n 80118d2 <UART_SetConfig+0x5a6>
- 80117f4: 697b ldr r3, [r7, #20]
- 80117f6: 681b ldr r3, [r3, #0]
- 80117f8: 4a75 ldr r2, [pc, #468] @ (80119d0 <UART_SetConfig+0x6a4>)
- 80117fa: 4293 cmp r3, r2
- 80117fc: d130 bne.n 8011860 <UART_SetConfig+0x534>
- 80117fe: 4b72 ldr r3, [pc, #456] @ (80119c8 <UART_SetConfig+0x69c>)
- 8011800: 6d5b ldr r3, [r3, #84] @ 0x54
- 8011802: f003 0307 and.w r3, r3, #7
- 8011806: 2b05 cmp r3, #5
- 8011808: d826 bhi.n 8011858 <UART_SetConfig+0x52c>
- 801180a: a201 add r2, pc, #4 @ (adr r2, 8011810 <UART_SetConfig+0x4e4>)
- 801180c: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8011810: 08011829 .word 0x08011829
- 8011814: 08011831 .word 0x08011831
- 8011818: 08011839 .word 0x08011839
- 801181c: 08011841 .word 0x08011841
- 8011820: 08011849 .word 0x08011849
- 8011824: 08011851 .word 0x08011851
- 8011828: 2300 movs r3, #0
- 801182a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801182e: e050 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011830: 2304 movs r3, #4
- 8011832: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011836: e04c b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011838: 2308 movs r3, #8
- 801183a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801183e: e048 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011840: 2310 movs r3, #16
- 8011842: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011846: e044 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011848: 2320 movs r3, #32
- 801184a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801184e: e040 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011850: 2340 movs r3, #64 @ 0x40
- 8011852: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 8011856: e03c b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011858: 2380 movs r3, #128 @ 0x80
- 801185a: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801185e: e038 b.n 80118d2 <UART_SetConfig+0x5a6>
- 8011860: 697b ldr r3, [r7, #20]
- 8011862: 681b ldr r3, [r3, #0]
- 8011864: 4a5b ldr r2, [pc, #364] @ (80119d4 <UART_SetConfig+0x6a8>)
- 8011866: 4293 cmp r3, r2
- 8011868: d130 bne.n 80118cc <UART_SetConfig+0x5a0>
- 801186a: 4b57 ldr r3, [pc, #348] @ (80119c8 <UART_SetConfig+0x69c>)
- 801186c: 6d9b ldr r3, [r3, #88] @ 0x58
- 801186e: f003 0307 and.w r3, r3, #7
- 8011872: 2b05 cmp r3, #5
- 8011874: d826 bhi.n 80118c4 <UART_SetConfig+0x598>
- 8011876: a201 add r2, pc, #4 @ (adr r2, 801187c <UART_SetConfig+0x550>)
- 8011878: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 801187c: 08011895 .word 0x08011895
- 8011880: 0801189d .word 0x0801189d
- 8011884: 080118a5 .word 0x080118a5
- 8011888: 080118ad .word 0x080118ad
- 801188c: 080118b5 .word 0x080118b5
- 8011890: 080118bd .word 0x080118bd
- 8011894: 2302 movs r3, #2
- 8011896: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 801189a: e01a b.n 80118d2 <UART_SetConfig+0x5a6>
- 801189c: 2304 movs r3, #4
- 801189e: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80118a2: e016 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80118a4: 2308 movs r3, #8
- 80118a6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80118aa: e012 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80118ac: 2310 movs r3, #16
- 80118ae: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80118b2: e00e b.n 80118d2 <UART_SetConfig+0x5a6>
- 80118b4: 2320 movs r3, #32
- 80118b6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80118ba: e00a b.n 80118d2 <UART_SetConfig+0x5a6>
- 80118bc: 2340 movs r3, #64 @ 0x40
- 80118be: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80118c2: e006 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80118c4: 2380 movs r3, #128 @ 0x80
- 80118c6: f887 3043 strb.w r3, [r7, #67] @ 0x43
- 80118ca: e002 b.n 80118d2 <UART_SetConfig+0x5a6>
- 80118cc: 2380 movs r3, #128 @ 0x80
- 80118ce: f887 3043 strb.w r3, [r7, #67] @ 0x43
- /* Check LPUART instance */
- if (UART_INSTANCE_LOWPOWER(huart))
- 80118d2: 697b ldr r3, [r7, #20]
- 80118d4: 681b ldr r3, [r3, #0]
- 80118d6: 4a3f ldr r2, [pc, #252] @ (80119d4 <UART_SetConfig+0x6a8>)
- 80118d8: 4293 cmp r3, r2
- 80118da: f040 80f8 bne.w 8011ace <UART_SetConfig+0x7a2>
- {
- /* Retrieve frequency clock */
- switch (clocksource)
- 80118de: f897 3043 ldrb.w r3, [r7, #67] @ 0x43
- 80118e2: 2b20 cmp r3, #32
- 80118e4: dc46 bgt.n 8011974 <UART_SetConfig+0x648>
- 80118e6: 2b02 cmp r3, #2
- 80118e8: f2c0 8082 blt.w 80119f0 <UART_SetConfig+0x6c4>
- 80118ec: 3b02 subs r3, #2
- 80118ee: 2b1e cmp r3, #30
- 80118f0: d87e bhi.n 80119f0 <UART_SetConfig+0x6c4>
- 80118f2: a201 add r2, pc, #4 @ (adr r2, 80118f8 <UART_SetConfig+0x5cc>)
- 80118f4: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80118f8: 0801197b .word 0x0801197b
- 80118fc: 080119f1 .word 0x080119f1
- 8011900: 08011983 .word 0x08011983
- 8011904: 080119f1 .word 0x080119f1
- 8011908: 080119f1 .word 0x080119f1
- 801190c: 080119f1 .word 0x080119f1
- 8011910: 08011993 .word 0x08011993
- 8011914: 080119f1 .word 0x080119f1
- 8011918: 080119f1 .word 0x080119f1
- 801191c: 080119f1 .word 0x080119f1
- 8011920: 080119f1 .word 0x080119f1
- 8011924: 080119f1 .word 0x080119f1
- 8011928: 080119f1 .word 0x080119f1
- 801192c: 080119f1 .word 0x080119f1
- 8011930: 080119a3 .word 0x080119a3
- 8011934: 080119f1 .word 0x080119f1
- 8011938: 080119f1 .word 0x080119f1
- 801193c: 080119f1 .word 0x080119f1
- 8011940: 080119f1 .word 0x080119f1
- 8011944: 080119f1 .word 0x080119f1
- 8011948: 080119f1 .word 0x080119f1
- 801194c: 080119f1 .word 0x080119f1
- 8011950: 080119f1 .word 0x080119f1
- 8011954: 080119f1 .word 0x080119f1
- 8011958: 080119f1 .word 0x080119f1
- 801195c: 080119f1 .word 0x080119f1
- 8011960: 080119f1 .word 0x080119f1
- 8011964: 080119f1 .word 0x080119f1
- 8011968: 080119f1 .word 0x080119f1
- 801196c: 080119f1 .word 0x080119f1
- 8011970: 080119e3 .word 0x080119e3
- 8011974: 2b40 cmp r3, #64 @ 0x40
- 8011976: d037 beq.n 80119e8 <UART_SetConfig+0x6bc>
- 8011978: e03a b.n 80119f0 <UART_SetConfig+0x6c4>
- {
- case UART_CLOCKSOURCE_D3PCLK1:
- pclk = HAL_RCCEx_GetD3PCLK1Freq();
- 801197a: f7fc f9fd bl 800dd78 <HAL_RCCEx_GetD3PCLK1Freq>
- 801197e: 63f8 str r0, [r7, #60] @ 0x3c
- break;
- 8011980: e03c b.n 80119fc <UART_SetConfig+0x6d0>
- case UART_CLOCKSOURCE_PLL2:
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 8011982: f107 0324 add.w r3, r7, #36 @ 0x24
- 8011986: 4618 mov r0, r3
- 8011988: f7fc fa0c bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- pclk = pll2_clocks.PLL2_Q_Frequency;
- 801198c: 6abb ldr r3, [r7, #40] @ 0x28
- 801198e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011990: e034 b.n 80119fc <UART_SetConfig+0x6d0>
- case UART_CLOCKSOURCE_PLL3:
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 8011992: f107 0318 add.w r3, r7, #24
- 8011996: 4618 mov r0, r3
- 8011998: f7fc fb58 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- pclk = pll3_clocks.PLL3_Q_Frequency;
- 801199c: 69fb ldr r3, [r7, #28]
- 801199e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 80119a0: e02c b.n 80119fc <UART_SetConfig+0x6d0>
- case UART_CLOCKSOURCE_HSI:
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 80119a2: 4b09 ldr r3, [pc, #36] @ (80119c8 <UART_SetConfig+0x69c>)
- 80119a4: 681b ldr r3, [r3, #0]
- 80119a6: f003 0320 and.w r3, r3, #32
- 80119aa: 2b00 cmp r3, #0
- 80119ac: d016 beq.n 80119dc <UART_SetConfig+0x6b0>
- {
- pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
- 80119ae: 4b06 ldr r3, [pc, #24] @ (80119c8 <UART_SetConfig+0x69c>)
- 80119b0: 681b ldr r3, [r3, #0]
- 80119b2: 08db lsrs r3, r3, #3
- 80119b4: f003 0303 and.w r3, r3, #3
- 80119b8: 4a07 ldr r2, [pc, #28] @ (80119d8 <UART_SetConfig+0x6ac>)
- 80119ba: fa22 f303 lsr.w r3, r2, r3
- 80119be: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- pclk = (uint32_t) HSI_VALUE;
- }
- break;
- 80119c0: e01c b.n 80119fc <UART_SetConfig+0x6d0>
- 80119c2: bf00 nop
- 80119c4: 40011400 .word 0x40011400
- 80119c8: 58024400 .word 0x58024400
- 80119cc: 40007800 .word 0x40007800
- 80119d0: 40007c00 .word 0x40007c00
- 80119d4: 58000c00 .word 0x58000c00
- 80119d8: 03d09000 .word 0x03d09000
- pclk = (uint32_t) HSI_VALUE;
- 80119dc: 4b9d ldr r3, [pc, #628] @ (8011c54 <UART_SetConfig+0x928>)
- 80119de: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 80119e0: e00c b.n 80119fc <UART_SetConfig+0x6d0>
- case UART_CLOCKSOURCE_CSI:
- pclk = (uint32_t) CSI_VALUE;
- 80119e2: 4b9d ldr r3, [pc, #628] @ (8011c58 <UART_SetConfig+0x92c>)
- 80119e4: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 80119e6: e009 b.n 80119fc <UART_SetConfig+0x6d0>
- case UART_CLOCKSOURCE_LSE:
- pclk = (uint32_t) LSE_VALUE;
- 80119e8: f44f 4300 mov.w r3, #32768 @ 0x8000
- 80119ec: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 80119ee: e005 b.n 80119fc <UART_SetConfig+0x6d0>
- default:
- pclk = 0U;
- 80119f0: 2300 movs r3, #0
- 80119f2: 63fb str r3, [r7, #60] @ 0x3c
- ret = HAL_ERROR;
- 80119f4: 2301 movs r3, #1
- 80119f6: f887 3042 strb.w r3, [r7, #66] @ 0x42
- break;
- 80119fa: bf00 nop
- }
- /* If proper clock source reported */
- if (pclk != 0U)
- 80119fc: 6bfb ldr r3, [r7, #60] @ 0x3c
- 80119fe: 2b00 cmp r3, #0
- 8011a00: f000 81de beq.w 8011dc0 <UART_SetConfig+0xa94>
- {
- /* Compute clock after Prescaler */
- lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
- 8011a04: 697b ldr r3, [r7, #20]
- 8011a06: 6a5b ldr r3, [r3, #36] @ 0x24
- 8011a08: 4a94 ldr r2, [pc, #592] @ (8011c5c <UART_SetConfig+0x930>)
- 8011a0a: f832 3013 ldrh.w r3, [r2, r3, lsl #1]
- 8011a0e: 461a mov r2, r3
- 8011a10: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8011a12: fbb3 f3f2 udiv r3, r3, r2
- 8011a16: 633b str r3, [r7, #48] @ 0x30
- /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
- if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
- 8011a18: 697b ldr r3, [r7, #20]
- 8011a1a: 685a ldr r2, [r3, #4]
- 8011a1c: 4613 mov r3, r2
- 8011a1e: 005b lsls r3, r3, #1
- 8011a20: 4413 add r3, r2
- 8011a22: 6b3a ldr r2, [r7, #48] @ 0x30
- 8011a24: 429a cmp r2, r3
- 8011a26: d305 bcc.n 8011a34 <UART_SetConfig+0x708>
- (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
- 8011a28: 697b ldr r3, [r7, #20]
- 8011a2a: 685b ldr r3, [r3, #4]
- 8011a2c: 031b lsls r3, r3, #12
- if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
- 8011a2e: 6b3a ldr r2, [r7, #48] @ 0x30
- 8011a30: 429a cmp r2, r3
- 8011a32: d903 bls.n 8011a3c <UART_SetConfig+0x710>
- {
- ret = HAL_ERROR;
- 8011a34: 2301 movs r3, #1
- 8011a36: f887 3042 strb.w r3, [r7, #66] @ 0x42
- 8011a3a: e1c1 b.n 8011dc0 <UART_SetConfig+0xa94>
- }
- else
- {
- /* Check computed UsartDiv value is in allocated range
- (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
- usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
- 8011a3c: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8011a3e: 2200 movs r2, #0
- 8011a40: 60bb str r3, [r7, #8]
- 8011a42: 60fa str r2, [r7, #12]
- 8011a44: 697b ldr r3, [r7, #20]
- 8011a46: 6a5b ldr r3, [r3, #36] @ 0x24
- 8011a48: 4a84 ldr r2, [pc, #528] @ (8011c5c <UART_SetConfig+0x930>)
- 8011a4a: f832 3013 ldrh.w r3, [r2, r3, lsl #1]
- 8011a4e: b29b uxth r3, r3
- 8011a50: 2200 movs r2, #0
- 8011a52: 603b str r3, [r7, #0]
- 8011a54: 607a str r2, [r7, #4]
- 8011a56: e9d7 2300 ldrd r2, r3, [r7]
- 8011a5a: e9d7 0102 ldrd r0, r1, [r7, #8]
- 8011a5e: f7ee fc8f bl 8000380 <__aeabi_uldivmod>
- 8011a62: 4602 mov r2, r0
- 8011a64: 460b mov r3, r1
- 8011a66: 4610 mov r0, r2
- 8011a68: 4619 mov r1, r3
- 8011a6a: f04f 0200 mov.w r2, #0
- 8011a6e: f04f 0300 mov.w r3, #0
- 8011a72: 020b lsls r3, r1, #8
- 8011a74: ea43 6310 orr.w r3, r3, r0, lsr #24
- 8011a78: 0202 lsls r2, r0, #8
- 8011a7a: 6979 ldr r1, [r7, #20]
- 8011a7c: 6849 ldr r1, [r1, #4]
- 8011a7e: 0849 lsrs r1, r1, #1
- 8011a80: 2000 movs r0, #0
- 8011a82: 460c mov r4, r1
- 8011a84: 4605 mov r5, r0
- 8011a86: eb12 0804 adds.w r8, r2, r4
- 8011a8a: eb43 0905 adc.w r9, r3, r5
- 8011a8e: 697b ldr r3, [r7, #20]
- 8011a90: 685b ldr r3, [r3, #4]
- 8011a92: 2200 movs r2, #0
- 8011a94: 469a mov sl, r3
- 8011a96: 4693 mov fp, r2
- 8011a98: 4652 mov r2, sl
- 8011a9a: 465b mov r3, fp
- 8011a9c: 4640 mov r0, r8
- 8011a9e: 4649 mov r1, r9
- 8011aa0: f7ee fc6e bl 8000380 <__aeabi_uldivmod>
- 8011aa4: 4602 mov r2, r0
- 8011aa6: 460b mov r3, r1
- 8011aa8: 4613 mov r3, r2
- 8011aaa: 63bb str r3, [r7, #56] @ 0x38
- if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
- 8011aac: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011aae: f5b3 7f40 cmp.w r3, #768 @ 0x300
- 8011ab2: d308 bcc.n 8011ac6 <UART_SetConfig+0x79a>
- 8011ab4: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011ab6: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 8011aba: d204 bcs.n 8011ac6 <UART_SetConfig+0x79a>
- {
- huart->Instance->BRR = usartdiv;
- 8011abc: 697b ldr r3, [r7, #20]
- 8011abe: 681b ldr r3, [r3, #0]
- 8011ac0: 6bba ldr r2, [r7, #56] @ 0x38
- 8011ac2: 60da str r2, [r3, #12]
- 8011ac4: e17c b.n 8011dc0 <UART_SetConfig+0xa94>
- }
- else
- {
- ret = HAL_ERROR;
- 8011ac6: 2301 movs r3, #1
- 8011ac8: f887 3042 strb.w r3, [r7, #66] @ 0x42
- 8011acc: e178 b.n 8011dc0 <UART_SetConfig+0xa94>
- } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
- (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
- } /* if (pclk != 0) */
- }
- /* Check UART Over Sampling to set Baud Rate Register */
- else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
- 8011ace: 697b ldr r3, [r7, #20]
- 8011ad0: 69db ldr r3, [r3, #28]
- 8011ad2: f5b3 4f00 cmp.w r3, #32768 @ 0x8000
- 8011ad6: f040 80c5 bne.w 8011c64 <UART_SetConfig+0x938>
- {
- switch (clocksource)
- 8011ada: f897 3043 ldrb.w r3, [r7, #67] @ 0x43
- 8011ade: 2b20 cmp r3, #32
- 8011ae0: dc48 bgt.n 8011b74 <UART_SetConfig+0x848>
- 8011ae2: 2b00 cmp r3, #0
- 8011ae4: db7b blt.n 8011bde <UART_SetConfig+0x8b2>
- 8011ae6: 2b20 cmp r3, #32
- 8011ae8: d879 bhi.n 8011bde <UART_SetConfig+0x8b2>
- 8011aea: a201 add r2, pc, #4 @ (adr r2, 8011af0 <UART_SetConfig+0x7c4>)
- 8011aec: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8011af0: 08011b7b .word 0x08011b7b
- 8011af4: 08011b83 .word 0x08011b83
- 8011af8: 08011bdf .word 0x08011bdf
- 8011afc: 08011bdf .word 0x08011bdf
- 8011b00: 08011b8b .word 0x08011b8b
- 8011b04: 08011bdf .word 0x08011bdf
- 8011b08: 08011bdf .word 0x08011bdf
- 8011b0c: 08011bdf .word 0x08011bdf
- 8011b10: 08011b9b .word 0x08011b9b
- 8011b14: 08011bdf .word 0x08011bdf
- 8011b18: 08011bdf .word 0x08011bdf
- 8011b1c: 08011bdf .word 0x08011bdf
- 8011b20: 08011bdf .word 0x08011bdf
- 8011b24: 08011bdf .word 0x08011bdf
- 8011b28: 08011bdf .word 0x08011bdf
- 8011b2c: 08011bdf .word 0x08011bdf
- 8011b30: 08011bab .word 0x08011bab
- 8011b34: 08011bdf .word 0x08011bdf
- 8011b38: 08011bdf .word 0x08011bdf
- 8011b3c: 08011bdf .word 0x08011bdf
- 8011b40: 08011bdf .word 0x08011bdf
- 8011b44: 08011bdf .word 0x08011bdf
- 8011b48: 08011bdf .word 0x08011bdf
- 8011b4c: 08011bdf .word 0x08011bdf
- 8011b50: 08011bdf .word 0x08011bdf
- 8011b54: 08011bdf .word 0x08011bdf
- 8011b58: 08011bdf .word 0x08011bdf
- 8011b5c: 08011bdf .word 0x08011bdf
- 8011b60: 08011bdf .word 0x08011bdf
- 8011b64: 08011bdf .word 0x08011bdf
- 8011b68: 08011bdf .word 0x08011bdf
- 8011b6c: 08011bdf .word 0x08011bdf
- 8011b70: 08011bd1 .word 0x08011bd1
- 8011b74: 2b40 cmp r3, #64 @ 0x40
- 8011b76: d02e beq.n 8011bd6 <UART_SetConfig+0x8aa>
- 8011b78: e031 b.n 8011bde <UART_SetConfig+0x8b2>
- {
- case UART_CLOCKSOURCE_D2PCLK1:
- pclk = HAL_RCC_GetPCLK1Freq();
- 8011b7a: f7fa f921 bl 800bdc0 <HAL_RCC_GetPCLK1Freq>
- 8011b7e: 63f8 str r0, [r7, #60] @ 0x3c
- break;
- 8011b80: e033 b.n 8011bea <UART_SetConfig+0x8be>
- case UART_CLOCKSOURCE_D2PCLK2:
- pclk = HAL_RCC_GetPCLK2Freq();
- 8011b82: f7fa f933 bl 800bdec <HAL_RCC_GetPCLK2Freq>
- 8011b86: 63f8 str r0, [r7, #60] @ 0x3c
- break;
- 8011b88: e02f b.n 8011bea <UART_SetConfig+0x8be>
- case UART_CLOCKSOURCE_PLL2:
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 8011b8a: f107 0324 add.w r3, r7, #36 @ 0x24
- 8011b8e: 4618 mov r0, r3
- 8011b90: f7fc f908 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- pclk = pll2_clocks.PLL2_Q_Frequency;
- 8011b94: 6abb ldr r3, [r7, #40] @ 0x28
- 8011b96: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011b98: e027 b.n 8011bea <UART_SetConfig+0x8be>
- case UART_CLOCKSOURCE_PLL3:
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 8011b9a: f107 0318 add.w r3, r7, #24
- 8011b9e: 4618 mov r0, r3
- 8011ba0: f7fc fa54 bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- pclk = pll3_clocks.PLL3_Q_Frequency;
- 8011ba4: 69fb ldr r3, [r7, #28]
- 8011ba6: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011ba8: e01f b.n 8011bea <UART_SetConfig+0x8be>
- case UART_CLOCKSOURCE_HSI:
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 8011baa: 4b2d ldr r3, [pc, #180] @ (8011c60 <UART_SetConfig+0x934>)
- 8011bac: 681b ldr r3, [r3, #0]
- 8011bae: f003 0320 and.w r3, r3, #32
- 8011bb2: 2b00 cmp r3, #0
- 8011bb4: d009 beq.n 8011bca <UART_SetConfig+0x89e>
- {
- pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
- 8011bb6: 4b2a ldr r3, [pc, #168] @ (8011c60 <UART_SetConfig+0x934>)
- 8011bb8: 681b ldr r3, [r3, #0]
- 8011bba: 08db lsrs r3, r3, #3
- 8011bbc: f003 0303 and.w r3, r3, #3
- 8011bc0: 4a24 ldr r2, [pc, #144] @ (8011c54 <UART_SetConfig+0x928>)
- 8011bc2: fa22 f303 lsr.w r3, r2, r3
- 8011bc6: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- pclk = (uint32_t) HSI_VALUE;
- }
- break;
- 8011bc8: e00f b.n 8011bea <UART_SetConfig+0x8be>
- pclk = (uint32_t) HSI_VALUE;
- 8011bca: 4b22 ldr r3, [pc, #136] @ (8011c54 <UART_SetConfig+0x928>)
- 8011bcc: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011bce: e00c b.n 8011bea <UART_SetConfig+0x8be>
- case UART_CLOCKSOURCE_CSI:
- pclk = (uint32_t) CSI_VALUE;
- 8011bd0: 4b21 ldr r3, [pc, #132] @ (8011c58 <UART_SetConfig+0x92c>)
- 8011bd2: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011bd4: e009 b.n 8011bea <UART_SetConfig+0x8be>
- case UART_CLOCKSOURCE_LSE:
- pclk = (uint32_t) LSE_VALUE;
- 8011bd6: f44f 4300 mov.w r3, #32768 @ 0x8000
- 8011bda: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011bdc: e005 b.n 8011bea <UART_SetConfig+0x8be>
- default:
- pclk = 0U;
- 8011bde: 2300 movs r3, #0
- 8011be0: 63fb str r3, [r7, #60] @ 0x3c
- ret = HAL_ERROR;
- 8011be2: 2301 movs r3, #1
- 8011be4: f887 3042 strb.w r3, [r7, #66] @ 0x42
- break;
- 8011be8: bf00 nop
- }
- /* USARTDIV must be greater than or equal to 0d16 */
- if (pclk != 0U)
- 8011bea: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8011bec: 2b00 cmp r3, #0
- 8011bee: f000 80e7 beq.w 8011dc0 <UART_SetConfig+0xa94>
- {
- usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
- 8011bf2: 697b ldr r3, [r7, #20]
- 8011bf4: 6a5b ldr r3, [r3, #36] @ 0x24
- 8011bf6: 4a19 ldr r2, [pc, #100] @ (8011c5c <UART_SetConfig+0x930>)
- 8011bf8: f832 3013 ldrh.w r3, [r2, r3, lsl #1]
- 8011bfc: 461a mov r2, r3
- 8011bfe: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8011c00: fbb3 f3f2 udiv r3, r3, r2
- 8011c04: 005a lsls r2, r3, #1
- 8011c06: 697b ldr r3, [r7, #20]
- 8011c08: 685b ldr r3, [r3, #4]
- 8011c0a: 085b lsrs r3, r3, #1
- 8011c0c: 441a add r2, r3
- 8011c0e: 697b ldr r3, [r7, #20]
- 8011c10: 685b ldr r3, [r3, #4]
- 8011c12: fbb2 f3f3 udiv r3, r2, r3
- 8011c16: 63bb str r3, [r7, #56] @ 0x38
- if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
- 8011c18: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011c1a: 2b0f cmp r3, #15
- 8011c1c: d916 bls.n 8011c4c <UART_SetConfig+0x920>
- 8011c1e: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011c20: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 8011c24: d212 bcs.n 8011c4c <UART_SetConfig+0x920>
- {
- brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
- 8011c26: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011c28: b29b uxth r3, r3
- 8011c2a: f023 030f bic.w r3, r3, #15
- 8011c2e: 86fb strh r3, [r7, #54] @ 0x36
- brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
- 8011c30: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011c32: 085b lsrs r3, r3, #1
- 8011c34: b29b uxth r3, r3
- 8011c36: f003 0307 and.w r3, r3, #7
- 8011c3a: b29a uxth r2, r3
- 8011c3c: 8efb ldrh r3, [r7, #54] @ 0x36
- 8011c3e: 4313 orrs r3, r2
- 8011c40: 86fb strh r3, [r7, #54] @ 0x36
- huart->Instance->BRR = brrtemp;
- 8011c42: 697b ldr r3, [r7, #20]
- 8011c44: 681b ldr r3, [r3, #0]
- 8011c46: 8efa ldrh r2, [r7, #54] @ 0x36
- 8011c48: 60da str r2, [r3, #12]
- 8011c4a: e0b9 b.n 8011dc0 <UART_SetConfig+0xa94>
- }
- else
- {
- ret = HAL_ERROR;
- 8011c4c: 2301 movs r3, #1
- 8011c4e: f887 3042 strb.w r3, [r7, #66] @ 0x42
- 8011c52: e0b5 b.n 8011dc0 <UART_SetConfig+0xa94>
- 8011c54: 03d09000 .word 0x03d09000
- 8011c58: 003d0900 .word 0x003d0900
- 8011c5c: 080189e0 .word 0x080189e0
- 8011c60: 58024400 .word 0x58024400
- }
- }
- }
- else
- {
- switch (clocksource)
- 8011c64: f897 3043 ldrb.w r3, [r7, #67] @ 0x43
- 8011c68: 2b20 cmp r3, #32
- 8011c6a: dc49 bgt.n 8011d00 <UART_SetConfig+0x9d4>
- 8011c6c: 2b00 cmp r3, #0
- 8011c6e: db7c blt.n 8011d6a <UART_SetConfig+0xa3e>
- 8011c70: 2b20 cmp r3, #32
- 8011c72: d87a bhi.n 8011d6a <UART_SetConfig+0xa3e>
- 8011c74: a201 add r2, pc, #4 @ (adr r2, 8011c7c <UART_SetConfig+0x950>)
- 8011c76: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8011c7a: bf00 nop
- 8011c7c: 08011d07 .word 0x08011d07
- 8011c80: 08011d0f .word 0x08011d0f
- 8011c84: 08011d6b .word 0x08011d6b
- 8011c88: 08011d6b .word 0x08011d6b
- 8011c8c: 08011d17 .word 0x08011d17
- 8011c90: 08011d6b .word 0x08011d6b
- 8011c94: 08011d6b .word 0x08011d6b
- 8011c98: 08011d6b .word 0x08011d6b
- 8011c9c: 08011d27 .word 0x08011d27
- 8011ca0: 08011d6b .word 0x08011d6b
- 8011ca4: 08011d6b .word 0x08011d6b
- 8011ca8: 08011d6b .word 0x08011d6b
- 8011cac: 08011d6b .word 0x08011d6b
- 8011cb0: 08011d6b .word 0x08011d6b
- 8011cb4: 08011d6b .word 0x08011d6b
- 8011cb8: 08011d6b .word 0x08011d6b
- 8011cbc: 08011d37 .word 0x08011d37
- 8011cc0: 08011d6b .word 0x08011d6b
- 8011cc4: 08011d6b .word 0x08011d6b
- 8011cc8: 08011d6b .word 0x08011d6b
- 8011ccc: 08011d6b .word 0x08011d6b
- 8011cd0: 08011d6b .word 0x08011d6b
- 8011cd4: 08011d6b .word 0x08011d6b
- 8011cd8: 08011d6b .word 0x08011d6b
- 8011cdc: 08011d6b .word 0x08011d6b
- 8011ce0: 08011d6b .word 0x08011d6b
- 8011ce4: 08011d6b .word 0x08011d6b
- 8011ce8: 08011d6b .word 0x08011d6b
- 8011cec: 08011d6b .word 0x08011d6b
- 8011cf0: 08011d6b .word 0x08011d6b
- 8011cf4: 08011d6b .word 0x08011d6b
- 8011cf8: 08011d6b .word 0x08011d6b
- 8011cfc: 08011d5d .word 0x08011d5d
- 8011d00: 2b40 cmp r3, #64 @ 0x40
- 8011d02: d02e beq.n 8011d62 <UART_SetConfig+0xa36>
- 8011d04: e031 b.n 8011d6a <UART_SetConfig+0xa3e>
- {
- case UART_CLOCKSOURCE_D2PCLK1:
- pclk = HAL_RCC_GetPCLK1Freq();
- 8011d06: f7fa f85b bl 800bdc0 <HAL_RCC_GetPCLK1Freq>
- 8011d0a: 63f8 str r0, [r7, #60] @ 0x3c
- break;
- 8011d0c: e033 b.n 8011d76 <UART_SetConfig+0xa4a>
- case UART_CLOCKSOURCE_D2PCLK2:
- pclk = HAL_RCC_GetPCLK2Freq();
- 8011d0e: f7fa f86d bl 800bdec <HAL_RCC_GetPCLK2Freq>
- 8011d12: 63f8 str r0, [r7, #60] @ 0x3c
- break;
- 8011d14: e02f b.n 8011d76 <UART_SetConfig+0xa4a>
- case UART_CLOCKSOURCE_PLL2:
- HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
- 8011d16: f107 0324 add.w r3, r7, #36 @ 0x24
- 8011d1a: 4618 mov r0, r3
- 8011d1c: f7fc f842 bl 800dda4 <HAL_RCCEx_GetPLL2ClockFreq>
- pclk = pll2_clocks.PLL2_Q_Frequency;
- 8011d20: 6abb ldr r3, [r7, #40] @ 0x28
- 8011d22: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011d24: e027 b.n 8011d76 <UART_SetConfig+0xa4a>
- case UART_CLOCKSOURCE_PLL3:
- HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
- 8011d26: f107 0318 add.w r3, r7, #24
- 8011d2a: 4618 mov r0, r3
- 8011d2c: f7fc f98e bl 800e04c <HAL_RCCEx_GetPLL3ClockFreq>
- pclk = pll3_clocks.PLL3_Q_Frequency;
- 8011d30: 69fb ldr r3, [r7, #28]
- 8011d32: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011d34: e01f b.n 8011d76 <UART_SetConfig+0xa4a>
- case UART_CLOCKSOURCE_HSI:
- if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
- 8011d36: 4b2d ldr r3, [pc, #180] @ (8011dec <UART_SetConfig+0xac0>)
- 8011d38: 681b ldr r3, [r3, #0]
- 8011d3a: f003 0320 and.w r3, r3, #32
- 8011d3e: 2b00 cmp r3, #0
- 8011d40: d009 beq.n 8011d56 <UART_SetConfig+0xa2a>
- {
- pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
- 8011d42: 4b2a ldr r3, [pc, #168] @ (8011dec <UART_SetConfig+0xac0>)
- 8011d44: 681b ldr r3, [r3, #0]
- 8011d46: 08db lsrs r3, r3, #3
- 8011d48: f003 0303 and.w r3, r3, #3
- 8011d4c: 4a28 ldr r2, [pc, #160] @ (8011df0 <UART_SetConfig+0xac4>)
- 8011d4e: fa22 f303 lsr.w r3, r2, r3
- 8011d52: 63fb str r3, [r7, #60] @ 0x3c
- }
- else
- {
- pclk = (uint32_t) HSI_VALUE;
- }
- break;
- 8011d54: e00f b.n 8011d76 <UART_SetConfig+0xa4a>
- pclk = (uint32_t) HSI_VALUE;
- 8011d56: 4b26 ldr r3, [pc, #152] @ (8011df0 <UART_SetConfig+0xac4>)
- 8011d58: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011d5a: e00c b.n 8011d76 <UART_SetConfig+0xa4a>
- case UART_CLOCKSOURCE_CSI:
- pclk = (uint32_t) CSI_VALUE;
- 8011d5c: 4b25 ldr r3, [pc, #148] @ (8011df4 <UART_SetConfig+0xac8>)
- 8011d5e: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011d60: e009 b.n 8011d76 <UART_SetConfig+0xa4a>
- case UART_CLOCKSOURCE_LSE:
- pclk = (uint32_t) LSE_VALUE;
- 8011d62: f44f 4300 mov.w r3, #32768 @ 0x8000
- 8011d66: 63fb str r3, [r7, #60] @ 0x3c
- break;
- 8011d68: e005 b.n 8011d76 <UART_SetConfig+0xa4a>
- default:
- pclk = 0U;
- 8011d6a: 2300 movs r3, #0
- 8011d6c: 63fb str r3, [r7, #60] @ 0x3c
- ret = HAL_ERROR;
- 8011d6e: 2301 movs r3, #1
- 8011d70: f887 3042 strb.w r3, [r7, #66] @ 0x42
- break;
- 8011d74: bf00 nop
- }
- if (pclk != 0U)
- 8011d76: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8011d78: 2b00 cmp r3, #0
- 8011d7a: d021 beq.n 8011dc0 <UART_SetConfig+0xa94>
- {
- /* USARTDIV must be greater than or equal to 0d16 */
- usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
- 8011d7c: 697b ldr r3, [r7, #20]
- 8011d7e: 6a5b ldr r3, [r3, #36] @ 0x24
- 8011d80: 4a1d ldr r2, [pc, #116] @ (8011df8 <UART_SetConfig+0xacc>)
- 8011d82: f832 3013 ldrh.w r3, [r2, r3, lsl #1]
- 8011d86: 461a mov r2, r3
- 8011d88: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8011d8a: fbb3 f2f2 udiv r2, r3, r2
- 8011d8e: 697b ldr r3, [r7, #20]
- 8011d90: 685b ldr r3, [r3, #4]
- 8011d92: 085b lsrs r3, r3, #1
- 8011d94: 441a add r2, r3
- 8011d96: 697b ldr r3, [r7, #20]
- 8011d98: 685b ldr r3, [r3, #4]
- 8011d9a: fbb2 f3f3 udiv r3, r2, r3
- 8011d9e: 63bb str r3, [r7, #56] @ 0x38
- if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
- 8011da0: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011da2: 2b0f cmp r3, #15
- 8011da4: d909 bls.n 8011dba <UART_SetConfig+0xa8e>
- 8011da6: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011da8: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
- 8011dac: d205 bcs.n 8011dba <UART_SetConfig+0xa8e>
- {
- huart->Instance->BRR = (uint16_t)usartdiv;
- 8011dae: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011db0: b29a uxth r2, r3
- 8011db2: 697b ldr r3, [r7, #20]
- 8011db4: 681b ldr r3, [r3, #0]
- 8011db6: 60da str r2, [r3, #12]
- 8011db8: e002 b.n 8011dc0 <UART_SetConfig+0xa94>
- }
- else
- {
- ret = HAL_ERROR;
- 8011dba: 2301 movs r3, #1
- 8011dbc: f887 3042 strb.w r3, [r7, #66] @ 0x42
- }
- }
- }
- /* Initialize the number of data to process during RX/TX ISR execution */
- huart->NbTxDataToProcess = 1;
- 8011dc0: 697b ldr r3, [r7, #20]
- 8011dc2: 2201 movs r2, #1
- 8011dc4: f8a3 206a strh.w r2, [r3, #106] @ 0x6a
- huart->NbRxDataToProcess = 1;
- 8011dc8: 697b ldr r3, [r7, #20]
- 8011dca: 2201 movs r2, #1
- 8011dcc: f8a3 2068 strh.w r2, [r3, #104] @ 0x68
- /* Clear ISR function pointers */
- huart->RxISR = NULL;
- 8011dd0: 697b ldr r3, [r7, #20]
- 8011dd2: 2200 movs r2, #0
- 8011dd4: 675a str r2, [r3, #116] @ 0x74
- huart->TxISR = NULL;
- 8011dd6: 697b ldr r3, [r7, #20]
- 8011dd8: 2200 movs r2, #0
- 8011dda: 679a str r2, [r3, #120] @ 0x78
- return ret;
- 8011ddc: f897 3042 ldrb.w r3, [r7, #66] @ 0x42
- }
- 8011de0: 4618 mov r0, r3
- 8011de2: 3748 adds r7, #72 @ 0x48
- 8011de4: 46bd mov sp, r7
- 8011de6: e8bd 8fb0 ldmia.w sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
- 8011dea: bf00 nop
- 8011dec: 58024400 .word 0x58024400
- 8011df0: 03d09000 .word 0x03d09000
- 8011df4: 003d0900 .word 0x003d0900
- 8011df8: 080189e0 .word 0x080189e0
- 08011dfc <UART_AdvFeatureConfig>:
- * @brief Configure the UART peripheral advanced features.
- * @param huart UART handle.
- * @retval None
- */
- void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
- {
- 8011dfc: b480 push {r7}
- 8011dfe: b083 sub sp, #12
- 8011e00: af00 add r7, sp, #0
- 8011e02: 6078 str r0, [r7, #4]
- /* Check whether the set of advanced features to configure is properly set */
- assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
- /* if required, configure RX/TX pins swap */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
- 8011e04: 687b ldr r3, [r7, #4]
- 8011e06: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011e08: f003 0308 and.w r3, r3, #8
- 8011e0c: 2b00 cmp r3, #0
- 8011e0e: d00a beq.n 8011e26 <UART_AdvFeatureConfig+0x2a>
- {
- assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
- MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
- 8011e10: 687b ldr r3, [r7, #4]
- 8011e12: 681b ldr r3, [r3, #0]
- 8011e14: 685b ldr r3, [r3, #4]
- 8011e16: f423 4100 bic.w r1, r3, #32768 @ 0x8000
- 8011e1a: 687b ldr r3, [r7, #4]
- 8011e1c: 6b9a ldr r2, [r3, #56] @ 0x38
- 8011e1e: 687b ldr r3, [r7, #4]
- 8011e20: 681b ldr r3, [r3, #0]
- 8011e22: 430a orrs r2, r1
- 8011e24: 605a str r2, [r3, #4]
- }
- /* if required, configure TX pin active level inversion */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
- 8011e26: 687b ldr r3, [r7, #4]
- 8011e28: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011e2a: f003 0301 and.w r3, r3, #1
- 8011e2e: 2b00 cmp r3, #0
- 8011e30: d00a beq.n 8011e48 <UART_AdvFeatureConfig+0x4c>
- {
- assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
- MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
- 8011e32: 687b ldr r3, [r7, #4]
- 8011e34: 681b ldr r3, [r3, #0]
- 8011e36: 685b ldr r3, [r3, #4]
- 8011e38: f423 3100 bic.w r1, r3, #131072 @ 0x20000
- 8011e3c: 687b ldr r3, [r7, #4]
- 8011e3e: 6ada ldr r2, [r3, #44] @ 0x2c
- 8011e40: 687b ldr r3, [r7, #4]
- 8011e42: 681b ldr r3, [r3, #0]
- 8011e44: 430a orrs r2, r1
- 8011e46: 605a str r2, [r3, #4]
- }
- /* if required, configure RX pin active level inversion */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
- 8011e48: 687b ldr r3, [r7, #4]
- 8011e4a: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011e4c: f003 0302 and.w r3, r3, #2
- 8011e50: 2b00 cmp r3, #0
- 8011e52: d00a beq.n 8011e6a <UART_AdvFeatureConfig+0x6e>
- {
- assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
- MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
- 8011e54: 687b ldr r3, [r7, #4]
- 8011e56: 681b ldr r3, [r3, #0]
- 8011e58: 685b ldr r3, [r3, #4]
- 8011e5a: f423 3180 bic.w r1, r3, #65536 @ 0x10000
- 8011e5e: 687b ldr r3, [r7, #4]
- 8011e60: 6b1a ldr r2, [r3, #48] @ 0x30
- 8011e62: 687b ldr r3, [r7, #4]
- 8011e64: 681b ldr r3, [r3, #0]
- 8011e66: 430a orrs r2, r1
- 8011e68: 605a str r2, [r3, #4]
- }
- /* if required, configure data inversion */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
- 8011e6a: 687b ldr r3, [r7, #4]
- 8011e6c: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011e6e: f003 0304 and.w r3, r3, #4
- 8011e72: 2b00 cmp r3, #0
- 8011e74: d00a beq.n 8011e8c <UART_AdvFeatureConfig+0x90>
- {
- assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
- MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
- 8011e76: 687b ldr r3, [r7, #4]
- 8011e78: 681b ldr r3, [r3, #0]
- 8011e7a: 685b ldr r3, [r3, #4]
- 8011e7c: f423 2180 bic.w r1, r3, #262144 @ 0x40000
- 8011e80: 687b ldr r3, [r7, #4]
- 8011e82: 6b5a ldr r2, [r3, #52] @ 0x34
- 8011e84: 687b ldr r3, [r7, #4]
- 8011e86: 681b ldr r3, [r3, #0]
- 8011e88: 430a orrs r2, r1
- 8011e8a: 605a str r2, [r3, #4]
- }
- /* if required, configure RX overrun detection disabling */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
- 8011e8c: 687b ldr r3, [r7, #4]
- 8011e8e: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011e90: f003 0310 and.w r3, r3, #16
- 8011e94: 2b00 cmp r3, #0
- 8011e96: d00a beq.n 8011eae <UART_AdvFeatureConfig+0xb2>
- {
- assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
- MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
- 8011e98: 687b ldr r3, [r7, #4]
- 8011e9a: 681b ldr r3, [r3, #0]
- 8011e9c: 689b ldr r3, [r3, #8]
- 8011e9e: f423 5180 bic.w r1, r3, #4096 @ 0x1000
- 8011ea2: 687b ldr r3, [r7, #4]
- 8011ea4: 6bda ldr r2, [r3, #60] @ 0x3c
- 8011ea6: 687b ldr r3, [r7, #4]
- 8011ea8: 681b ldr r3, [r3, #0]
- 8011eaa: 430a orrs r2, r1
- 8011eac: 609a str r2, [r3, #8]
- }
- /* if required, configure DMA disabling on reception error */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
- 8011eae: 687b ldr r3, [r7, #4]
- 8011eb0: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011eb2: f003 0320 and.w r3, r3, #32
- 8011eb6: 2b00 cmp r3, #0
- 8011eb8: d00a beq.n 8011ed0 <UART_AdvFeatureConfig+0xd4>
- {
- assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
- MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
- 8011eba: 687b ldr r3, [r7, #4]
- 8011ebc: 681b ldr r3, [r3, #0]
- 8011ebe: 689b ldr r3, [r3, #8]
- 8011ec0: f423 5100 bic.w r1, r3, #8192 @ 0x2000
- 8011ec4: 687b ldr r3, [r7, #4]
- 8011ec6: 6c1a ldr r2, [r3, #64] @ 0x40
- 8011ec8: 687b ldr r3, [r7, #4]
- 8011eca: 681b ldr r3, [r3, #0]
- 8011ecc: 430a orrs r2, r1
- 8011ece: 609a str r2, [r3, #8]
- }
- /* if required, configure auto Baud rate detection scheme */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
- 8011ed0: 687b ldr r3, [r7, #4]
- 8011ed2: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011ed4: f003 0340 and.w r3, r3, #64 @ 0x40
- 8011ed8: 2b00 cmp r3, #0
- 8011eda: d01a beq.n 8011f12 <UART_AdvFeatureConfig+0x116>
- {
- assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
- assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
- MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
- 8011edc: 687b ldr r3, [r7, #4]
- 8011ede: 681b ldr r3, [r3, #0]
- 8011ee0: 685b ldr r3, [r3, #4]
- 8011ee2: f423 1180 bic.w r1, r3, #1048576 @ 0x100000
- 8011ee6: 687b ldr r3, [r7, #4]
- 8011ee8: 6c5a ldr r2, [r3, #68] @ 0x44
- 8011eea: 687b ldr r3, [r7, #4]
- 8011eec: 681b ldr r3, [r3, #0]
- 8011eee: 430a orrs r2, r1
- 8011ef0: 605a str r2, [r3, #4]
- /* set auto Baudrate detection parameters if detection is enabled */
- if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
- 8011ef2: 687b ldr r3, [r7, #4]
- 8011ef4: 6c5b ldr r3, [r3, #68] @ 0x44
- 8011ef6: f5b3 1f80 cmp.w r3, #1048576 @ 0x100000
- 8011efa: d10a bne.n 8011f12 <UART_AdvFeatureConfig+0x116>
- {
- assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
- MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
- 8011efc: 687b ldr r3, [r7, #4]
- 8011efe: 681b ldr r3, [r3, #0]
- 8011f00: 685b ldr r3, [r3, #4]
- 8011f02: f423 01c0 bic.w r1, r3, #6291456 @ 0x600000
- 8011f06: 687b ldr r3, [r7, #4]
- 8011f08: 6c9a ldr r2, [r3, #72] @ 0x48
- 8011f0a: 687b ldr r3, [r7, #4]
- 8011f0c: 681b ldr r3, [r3, #0]
- 8011f0e: 430a orrs r2, r1
- 8011f10: 605a str r2, [r3, #4]
- }
- }
- /* if required, configure MSB first on communication line */
- if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
- 8011f12: 687b ldr r3, [r7, #4]
- 8011f14: 6a9b ldr r3, [r3, #40] @ 0x28
- 8011f16: f003 0380 and.w r3, r3, #128 @ 0x80
- 8011f1a: 2b00 cmp r3, #0
- 8011f1c: d00a beq.n 8011f34 <UART_AdvFeatureConfig+0x138>
- {
- assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
- MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
- 8011f1e: 687b ldr r3, [r7, #4]
- 8011f20: 681b ldr r3, [r3, #0]
- 8011f22: 685b ldr r3, [r3, #4]
- 8011f24: f423 2100 bic.w r1, r3, #524288 @ 0x80000
- 8011f28: 687b ldr r3, [r7, #4]
- 8011f2a: 6cda ldr r2, [r3, #76] @ 0x4c
- 8011f2c: 687b ldr r3, [r7, #4]
- 8011f2e: 681b ldr r3, [r3, #0]
- 8011f30: 430a orrs r2, r1
- 8011f32: 605a str r2, [r3, #4]
- }
- }
- 8011f34: bf00 nop
- 8011f36: 370c adds r7, #12
- 8011f38: 46bd mov sp, r7
- 8011f3a: f85d 7b04 ldr.w r7, [sp], #4
- 8011f3e: 4770 bx lr
- 08011f40 <UART_CheckIdleState>:
- * @brief Check the UART Idle State.
- * @param huart UART handle.
- * @retval HAL status
- */
- HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
- {
- 8011f40: b580 push {r7, lr}
- 8011f42: b098 sub sp, #96 @ 0x60
- 8011f44: af02 add r7, sp, #8
- 8011f46: 6078 str r0, [r7, #4]
- uint32_t tickstart;
- /* Initialize the UART ErrorCode */
- huart->ErrorCode = HAL_UART_ERROR_NONE;
- 8011f48: 687b ldr r3, [r7, #4]
- 8011f4a: 2200 movs r2, #0
- 8011f4c: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- /* Init tickstart for timeout management */
- tickstart = HAL_GetTick();
- 8011f50: f7f3 fa44 bl 80053dc <HAL_GetTick>
- 8011f54: 6578 str r0, [r7, #84] @ 0x54
- /* Check if the Transmitter is enabled */
- if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
- 8011f56: 687b ldr r3, [r7, #4]
- 8011f58: 681b ldr r3, [r3, #0]
- 8011f5a: 681b ldr r3, [r3, #0]
- 8011f5c: f003 0308 and.w r3, r3, #8
- 8011f60: 2b08 cmp r3, #8
- 8011f62: d12f bne.n 8011fc4 <UART_CheckIdleState+0x84>
- {
- /* Wait until TEACK flag is set */
- if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
- 8011f64: f06f 437e mvn.w r3, #4261412864 @ 0xfe000000
- 8011f68: 9300 str r3, [sp, #0]
- 8011f6a: 6d7b ldr r3, [r7, #84] @ 0x54
- 8011f6c: 2200 movs r2, #0
- 8011f6e: f44f 1100 mov.w r1, #2097152 @ 0x200000
- 8011f72: 6878 ldr r0, [r7, #4]
- 8011f74: f000 f88e bl 8012094 <UART_WaitOnFlagUntilTimeout>
- 8011f78: 4603 mov r3, r0
- 8011f7a: 2b00 cmp r3, #0
- 8011f7c: d022 beq.n 8011fc4 <UART_CheckIdleState+0x84>
- {
- /* Disable TXE interrupt for the interrupt process */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
- 8011f7e: 687b ldr r3, [r7, #4]
- 8011f80: 681b ldr r3, [r3, #0]
- 8011f82: 63bb str r3, [r7, #56] @ 0x38
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8011f84: 6bbb ldr r3, [r7, #56] @ 0x38
- 8011f86: e853 3f00 ldrex r3, [r3]
- 8011f8a: 637b str r3, [r7, #52] @ 0x34
- return(result);
- 8011f8c: 6b7b ldr r3, [r7, #52] @ 0x34
- 8011f8e: f023 0380 bic.w r3, r3, #128 @ 0x80
- 8011f92: 653b str r3, [r7, #80] @ 0x50
- 8011f94: 687b ldr r3, [r7, #4]
- 8011f96: 681b ldr r3, [r3, #0]
- 8011f98: 461a mov r2, r3
- 8011f9a: 6d3b ldr r3, [r7, #80] @ 0x50
- 8011f9c: 647b str r3, [r7, #68] @ 0x44
- 8011f9e: 643a str r2, [r7, #64] @ 0x40
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8011fa0: 6c39 ldr r1, [r7, #64] @ 0x40
- 8011fa2: 6c7a ldr r2, [r7, #68] @ 0x44
- 8011fa4: e841 2300 strex r3, r2, [r1]
- 8011fa8: 63fb str r3, [r7, #60] @ 0x3c
- return(result);
- 8011faa: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8011fac: 2b00 cmp r3, #0
- 8011fae: d1e6 bne.n 8011f7e <UART_CheckIdleState+0x3e>
- huart->gState = HAL_UART_STATE_READY;
- 8011fb0: 687b ldr r3, [r7, #4]
- 8011fb2: 2220 movs r2, #32
- 8011fb4: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- __HAL_UNLOCK(huart);
- 8011fb8: 687b ldr r3, [r7, #4]
- 8011fba: 2200 movs r2, #0
- 8011fbc: f883 2084 strb.w r2, [r3, #132] @ 0x84
- /* Timeout occurred */
- return HAL_TIMEOUT;
- 8011fc0: 2303 movs r3, #3
- 8011fc2: e063 b.n 801208c <UART_CheckIdleState+0x14c>
- }
- }
- /* Check if the Receiver is enabled */
- if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
- 8011fc4: 687b ldr r3, [r7, #4]
- 8011fc6: 681b ldr r3, [r3, #0]
- 8011fc8: 681b ldr r3, [r3, #0]
- 8011fca: f003 0304 and.w r3, r3, #4
- 8011fce: 2b04 cmp r3, #4
- 8011fd0: d149 bne.n 8012066 <UART_CheckIdleState+0x126>
- {
- /* Wait until REACK flag is set */
- if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
- 8011fd2: f06f 437e mvn.w r3, #4261412864 @ 0xfe000000
- 8011fd6: 9300 str r3, [sp, #0]
- 8011fd8: 6d7b ldr r3, [r7, #84] @ 0x54
- 8011fda: 2200 movs r2, #0
- 8011fdc: f44f 0180 mov.w r1, #4194304 @ 0x400000
- 8011fe0: 6878 ldr r0, [r7, #4]
- 8011fe2: f000 f857 bl 8012094 <UART_WaitOnFlagUntilTimeout>
- 8011fe6: 4603 mov r3, r0
- 8011fe8: 2b00 cmp r3, #0
- 8011fea: d03c beq.n 8012066 <UART_CheckIdleState+0x126>
- {
- /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
- interrupts for the interrupt process */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
- 8011fec: 687b ldr r3, [r7, #4]
- 8011fee: 681b ldr r3, [r3, #0]
- 8011ff0: 627b str r3, [r7, #36] @ 0x24
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8011ff2: 6a7b ldr r3, [r7, #36] @ 0x24
- 8011ff4: e853 3f00 ldrex r3, [r3]
- 8011ff8: 623b str r3, [r7, #32]
- return(result);
- 8011ffa: 6a3b ldr r3, [r7, #32]
- 8011ffc: f423 7390 bic.w r3, r3, #288 @ 0x120
- 8012000: 64fb str r3, [r7, #76] @ 0x4c
- 8012002: 687b ldr r3, [r7, #4]
- 8012004: 681b ldr r3, [r3, #0]
- 8012006: 461a mov r2, r3
- 8012008: 6cfb ldr r3, [r7, #76] @ 0x4c
- 801200a: 633b str r3, [r7, #48] @ 0x30
- 801200c: 62fa str r2, [r7, #44] @ 0x2c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801200e: 6af9 ldr r1, [r7, #44] @ 0x2c
- 8012010: 6b3a ldr r2, [r7, #48] @ 0x30
- 8012012: e841 2300 strex r3, r2, [r1]
- 8012016: 62bb str r3, [r7, #40] @ 0x28
- return(result);
- 8012018: 6abb ldr r3, [r7, #40] @ 0x28
- 801201a: 2b00 cmp r3, #0
- 801201c: d1e6 bne.n 8011fec <UART_CheckIdleState+0xac>
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
- 801201e: 687b ldr r3, [r7, #4]
- 8012020: 681b ldr r3, [r3, #0]
- 8012022: 3308 adds r3, #8
- 8012024: 613b str r3, [r7, #16]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012026: 693b ldr r3, [r7, #16]
- 8012028: e853 3f00 ldrex r3, [r3]
- 801202c: 60fb str r3, [r7, #12]
- return(result);
- 801202e: 68fb ldr r3, [r7, #12]
- 8012030: f023 0301 bic.w r3, r3, #1
- 8012034: 64bb str r3, [r7, #72] @ 0x48
- 8012036: 687b ldr r3, [r7, #4]
- 8012038: 681b ldr r3, [r3, #0]
- 801203a: 3308 adds r3, #8
- 801203c: 6cba ldr r2, [r7, #72] @ 0x48
- 801203e: 61fa str r2, [r7, #28]
- 8012040: 61bb str r3, [r7, #24]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012042: 69b9 ldr r1, [r7, #24]
- 8012044: 69fa ldr r2, [r7, #28]
- 8012046: e841 2300 strex r3, r2, [r1]
- 801204a: 617b str r3, [r7, #20]
- return(result);
- 801204c: 697b ldr r3, [r7, #20]
- 801204e: 2b00 cmp r3, #0
- 8012050: d1e5 bne.n 801201e <UART_CheckIdleState+0xde>
- huart->RxState = HAL_UART_STATE_READY;
- 8012052: 687b ldr r3, [r7, #4]
- 8012054: 2220 movs r2, #32
- 8012056: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- __HAL_UNLOCK(huart);
- 801205a: 687b ldr r3, [r7, #4]
- 801205c: 2200 movs r2, #0
- 801205e: f883 2084 strb.w r2, [r3, #132] @ 0x84
- /* Timeout occurred */
- return HAL_TIMEOUT;
- 8012062: 2303 movs r3, #3
- 8012064: e012 b.n 801208c <UART_CheckIdleState+0x14c>
- }
- }
- /* Initialize the UART State */
- huart->gState = HAL_UART_STATE_READY;
- 8012066: 687b ldr r3, [r7, #4]
- 8012068: 2220 movs r2, #32
- 801206a: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- huart->RxState = HAL_UART_STATE_READY;
- 801206e: 687b ldr r3, [r7, #4]
- 8012070: 2220 movs r2, #32
- 8012072: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 8012076: 687b ldr r3, [r7, #4]
- 8012078: 2200 movs r2, #0
- 801207a: 66da str r2, [r3, #108] @ 0x6c
- huart->RxEventType = HAL_UART_RXEVENT_TC;
- 801207c: 687b ldr r3, [r7, #4]
- 801207e: 2200 movs r2, #0
- 8012080: 671a str r2, [r3, #112] @ 0x70
- __HAL_UNLOCK(huart);
- 8012082: 687b ldr r3, [r7, #4]
- 8012084: 2200 movs r2, #0
- 8012086: f883 2084 strb.w r2, [r3, #132] @ 0x84
- return HAL_OK;
- 801208a: 2300 movs r3, #0
- }
- 801208c: 4618 mov r0, r3
- 801208e: 3758 adds r7, #88 @ 0x58
- 8012090: 46bd mov sp, r7
- 8012092: bd80 pop {r7, pc}
- 08012094 <UART_WaitOnFlagUntilTimeout>:
- * @param Timeout Timeout duration
- * @retval HAL status
- */
- HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
- uint32_t Tickstart, uint32_t Timeout)
- {
- 8012094: b580 push {r7, lr}
- 8012096: b084 sub sp, #16
- 8012098: af00 add r7, sp, #0
- 801209a: 60f8 str r0, [r7, #12]
- 801209c: 60b9 str r1, [r7, #8]
- 801209e: 603b str r3, [r7, #0]
- 80120a0: 4613 mov r3, r2
- 80120a2: 71fb strb r3, [r7, #7]
- /* Wait until flag is set */
- while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
- 80120a4: e04f b.n 8012146 <UART_WaitOnFlagUntilTimeout+0xb2>
- {
- /* Check for the Timeout */
- if (Timeout != HAL_MAX_DELAY)
- 80120a6: 69bb ldr r3, [r7, #24]
- 80120a8: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 80120ac: d04b beq.n 8012146 <UART_WaitOnFlagUntilTimeout+0xb2>
- {
- if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
- 80120ae: f7f3 f995 bl 80053dc <HAL_GetTick>
- 80120b2: 4602 mov r2, r0
- 80120b4: 683b ldr r3, [r7, #0]
- 80120b6: 1ad3 subs r3, r2, r3
- 80120b8: 69ba ldr r2, [r7, #24]
- 80120ba: 429a cmp r2, r3
- 80120bc: d302 bcc.n 80120c4 <UART_WaitOnFlagUntilTimeout+0x30>
- 80120be: 69bb ldr r3, [r7, #24]
- 80120c0: 2b00 cmp r3, #0
- 80120c2: d101 bne.n 80120c8 <UART_WaitOnFlagUntilTimeout+0x34>
- {
- return HAL_TIMEOUT;
- 80120c4: 2303 movs r3, #3
- 80120c6: e04e b.n 8012166 <UART_WaitOnFlagUntilTimeout+0xd2>
- }
- if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
- 80120c8: 68fb ldr r3, [r7, #12]
- 80120ca: 681b ldr r3, [r3, #0]
- 80120cc: 681b ldr r3, [r3, #0]
- 80120ce: f003 0304 and.w r3, r3, #4
- 80120d2: 2b00 cmp r3, #0
- 80120d4: d037 beq.n 8012146 <UART_WaitOnFlagUntilTimeout+0xb2>
- 80120d6: 68bb ldr r3, [r7, #8]
- 80120d8: 2b80 cmp r3, #128 @ 0x80
- 80120da: d034 beq.n 8012146 <UART_WaitOnFlagUntilTimeout+0xb2>
- 80120dc: 68bb ldr r3, [r7, #8]
- 80120de: 2b40 cmp r3, #64 @ 0x40
- 80120e0: d031 beq.n 8012146 <UART_WaitOnFlagUntilTimeout+0xb2>
- {
- if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
- 80120e2: 68fb ldr r3, [r7, #12]
- 80120e4: 681b ldr r3, [r3, #0]
- 80120e6: 69db ldr r3, [r3, #28]
- 80120e8: f003 0308 and.w r3, r3, #8
- 80120ec: 2b08 cmp r3, #8
- 80120ee: d110 bne.n 8012112 <UART_WaitOnFlagUntilTimeout+0x7e>
- {
- /* Clear Overrun Error flag*/
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
- 80120f0: 68fb ldr r3, [r7, #12]
- 80120f2: 681b ldr r3, [r3, #0]
- 80120f4: 2208 movs r2, #8
- 80120f6: 621a str r2, [r3, #32]
- /* Blocking error : transfer is aborted
- Set the UART state ready to be able to start again the process,
- Disable Rx Interrupts if ongoing */
- UART_EndRxTransfer(huart);
- 80120f8: 68f8 ldr r0, [r7, #12]
- 80120fa: f000 f95b bl 80123b4 <UART_EndRxTransfer>
- huart->ErrorCode = HAL_UART_ERROR_ORE;
- 80120fe: 68fb ldr r3, [r7, #12]
- 8012100: 2208 movs r2, #8
- 8012102: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- /* Process Unlocked */
- __HAL_UNLOCK(huart);
- 8012106: 68fb ldr r3, [r7, #12]
- 8012108: 2200 movs r2, #0
- 801210a: f883 2084 strb.w r2, [r3, #132] @ 0x84
- return HAL_ERROR;
- 801210e: 2301 movs r3, #1
- 8012110: e029 b.n 8012166 <UART_WaitOnFlagUntilTimeout+0xd2>
- }
- if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
- 8012112: 68fb ldr r3, [r7, #12]
- 8012114: 681b ldr r3, [r3, #0]
- 8012116: 69db ldr r3, [r3, #28]
- 8012118: f403 6300 and.w r3, r3, #2048 @ 0x800
- 801211c: f5b3 6f00 cmp.w r3, #2048 @ 0x800
- 8012120: d111 bne.n 8012146 <UART_WaitOnFlagUntilTimeout+0xb2>
- {
- /* Clear Receiver Timeout flag*/
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
- 8012122: 68fb ldr r3, [r7, #12]
- 8012124: 681b ldr r3, [r3, #0]
- 8012126: f44f 6200 mov.w r2, #2048 @ 0x800
- 801212a: 621a str r2, [r3, #32]
- /* Blocking error : transfer is aborted
- Set the UART state ready to be able to start again the process,
- Disable Rx Interrupts if ongoing */
- UART_EndRxTransfer(huart);
- 801212c: 68f8 ldr r0, [r7, #12]
- 801212e: f000 f941 bl 80123b4 <UART_EndRxTransfer>
- huart->ErrorCode = HAL_UART_ERROR_RTO;
- 8012132: 68fb ldr r3, [r7, #12]
- 8012134: 2220 movs r2, #32
- 8012136: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- /* Process Unlocked */
- __HAL_UNLOCK(huart);
- 801213a: 68fb ldr r3, [r7, #12]
- 801213c: 2200 movs r2, #0
- 801213e: f883 2084 strb.w r2, [r3, #132] @ 0x84
- return HAL_TIMEOUT;
- 8012142: 2303 movs r3, #3
- 8012144: e00f b.n 8012166 <UART_WaitOnFlagUntilTimeout+0xd2>
- while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
- 8012146: 68fb ldr r3, [r7, #12]
- 8012148: 681b ldr r3, [r3, #0]
- 801214a: 69da ldr r2, [r3, #28]
- 801214c: 68bb ldr r3, [r7, #8]
- 801214e: 4013 ands r3, r2
- 8012150: 68ba ldr r2, [r7, #8]
- 8012152: 429a cmp r2, r3
- 8012154: bf0c ite eq
- 8012156: 2301 moveq r3, #1
- 8012158: 2300 movne r3, #0
- 801215a: b2db uxtb r3, r3
- 801215c: 461a mov r2, r3
- 801215e: 79fb ldrb r3, [r7, #7]
- 8012160: 429a cmp r2, r3
- 8012162: d0a0 beq.n 80120a6 <UART_WaitOnFlagUntilTimeout+0x12>
- }
- }
- }
- }
- return HAL_OK;
- 8012164: 2300 movs r3, #0
- }
- 8012166: 4618 mov r0, r3
- 8012168: 3710 adds r7, #16
- 801216a: 46bd mov sp, r7
- 801216c: bd80 pop {r7, pc}
- ...
- 08012170 <UART_Start_Receive_IT>:
- * @param pData Pointer to data buffer (u8 or u16 data elements).
- * @param Size Amount of data elements (u8 or u16) to be received.
- * @retval HAL status
- */
- HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
- {
- 8012170: b480 push {r7}
- 8012172: b0a3 sub sp, #140 @ 0x8c
- 8012174: af00 add r7, sp, #0
- 8012176: 60f8 str r0, [r7, #12]
- 8012178: 60b9 str r1, [r7, #8]
- 801217a: 4613 mov r3, r2
- 801217c: 80fb strh r3, [r7, #6]
- huart->pRxBuffPtr = pData;
- 801217e: 68fb ldr r3, [r7, #12]
- 8012180: 68ba ldr r2, [r7, #8]
- 8012182: 659a str r2, [r3, #88] @ 0x58
- huart->RxXferSize = Size;
- 8012184: 68fb ldr r3, [r7, #12]
- 8012186: 88fa ldrh r2, [r7, #6]
- 8012188: f8a3 205c strh.w r2, [r3, #92] @ 0x5c
- huart->RxXferCount = Size;
- 801218c: 68fb ldr r3, [r7, #12]
- 801218e: 88fa ldrh r2, [r7, #6]
- 8012190: f8a3 205e strh.w r2, [r3, #94] @ 0x5e
- huart->RxISR = NULL;
- 8012194: 68fb ldr r3, [r7, #12]
- 8012196: 2200 movs r2, #0
- 8012198: 675a str r2, [r3, #116] @ 0x74
- /* Computation of UART mask to apply to RDR register */
- UART_MASK_COMPUTATION(huart);
- 801219a: 68fb ldr r3, [r7, #12]
- 801219c: 689b ldr r3, [r3, #8]
- 801219e: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 80121a2: d10e bne.n 80121c2 <UART_Start_Receive_IT+0x52>
- 80121a4: 68fb ldr r3, [r7, #12]
- 80121a6: 691b ldr r3, [r3, #16]
- 80121a8: 2b00 cmp r3, #0
- 80121aa: d105 bne.n 80121b8 <UART_Start_Receive_IT+0x48>
- 80121ac: 68fb ldr r3, [r7, #12]
- 80121ae: f240 12ff movw r2, #511 @ 0x1ff
- 80121b2: f8a3 2060 strh.w r2, [r3, #96] @ 0x60
- 80121b6: e02d b.n 8012214 <UART_Start_Receive_IT+0xa4>
- 80121b8: 68fb ldr r3, [r7, #12]
- 80121ba: 22ff movs r2, #255 @ 0xff
- 80121bc: f8a3 2060 strh.w r2, [r3, #96] @ 0x60
- 80121c0: e028 b.n 8012214 <UART_Start_Receive_IT+0xa4>
- 80121c2: 68fb ldr r3, [r7, #12]
- 80121c4: 689b ldr r3, [r3, #8]
- 80121c6: 2b00 cmp r3, #0
- 80121c8: d10d bne.n 80121e6 <UART_Start_Receive_IT+0x76>
- 80121ca: 68fb ldr r3, [r7, #12]
- 80121cc: 691b ldr r3, [r3, #16]
- 80121ce: 2b00 cmp r3, #0
- 80121d0: d104 bne.n 80121dc <UART_Start_Receive_IT+0x6c>
- 80121d2: 68fb ldr r3, [r7, #12]
- 80121d4: 22ff movs r2, #255 @ 0xff
- 80121d6: f8a3 2060 strh.w r2, [r3, #96] @ 0x60
- 80121da: e01b b.n 8012214 <UART_Start_Receive_IT+0xa4>
- 80121dc: 68fb ldr r3, [r7, #12]
- 80121de: 227f movs r2, #127 @ 0x7f
- 80121e0: f8a3 2060 strh.w r2, [r3, #96] @ 0x60
- 80121e4: e016 b.n 8012214 <UART_Start_Receive_IT+0xa4>
- 80121e6: 68fb ldr r3, [r7, #12]
- 80121e8: 689b ldr r3, [r3, #8]
- 80121ea: f1b3 5f80 cmp.w r3, #268435456 @ 0x10000000
- 80121ee: d10d bne.n 801220c <UART_Start_Receive_IT+0x9c>
- 80121f0: 68fb ldr r3, [r7, #12]
- 80121f2: 691b ldr r3, [r3, #16]
- 80121f4: 2b00 cmp r3, #0
- 80121f6: d104 bne.n 8012202 <UART_Start_Receive_IT+0x92>
- 80121f8: 68fb ldr r3, [r7, #12]
- 80121fa: 227f movs r2, #127 @ 0x7f
- 80121fc: f8a3 2060 strh.w r2, [r3, #96] @ 0x60
- 8012200: e008 b.n 8012214 <UART_Start_Receive_IT+0xa4>
- 8012202: 68fb ldr r3, [r7, #12]
- 8012204: 223f movs r2, #63 @ 0x3f
- 8012206: f8a3 2060 strh.w r2, [r3, #96] @ 0x60
- 801220a: e003 b.n 8012214 <UART_Start_Receive_IT+0xa4>
- 801220c: 68fb ldr r3, [r7, #12]
- 801220e: 2200 movs r2, #0
- 8012210: f8a3 2060 strh.w r2, [r3, #96] @ 0x60
- huart->ErrorCode = HAL_UART_ERROR_NONE;
- 8012214: 68fb ldr r3, [r7, #12]
- 8012216: 2200 movs r2, #0
- 8012218: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- huart->RxState = HAL_UART_STATE_BUSY_RX;
- 801221c: 68fb ldr r3, [r7, #12]
- 801221e: 2222 movs r2, #34 @ 0x22
- 8012220: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
- ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
- 8012224: 68fb ldr r3, [r7, #12]
- 8012226: 681b ldr r3, [r3, #0]
- 8012228: 3308 adds r3, #8
- 801222a: 667b str r3, [r7, #100] @ 0x64
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 801222c: 6e7b ldr r3, [r7, #100] @ 0x64
- 801222e: e853 3f00 ldrex r3, [r3]
- 8012232: 663b str r3, [r7, #96] @ 0x60
- return(result);
- 8012234: 6e3b ldr r3, [r7, #96] @ 0x60
- 8012236: f043 0301 orr.w r3, r3, #1
- 801223a: f8c7 3084 str.w r3, [r7, #132] @ 0x84
- 801223e: 68fb ldr r3, [r7, #12]
- 8012240: 681b ldr r3, [r3, #0]
- 8012242: 3308 adds r3, #8
- 8012244: f8d7 2084 ldr.w r2, [r7, #132] @ 0x84
- 8012248: 673a str r2, [r7, #112] @ 0x70
- 801224a: 66fb str r3, [r7, #108] @ 0x6c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801224c: 6ef9 ldr r1, [r7, #108] @ 0x6c
- 801224e: 6f3a ldr r2, [r7, #112] @ 0x70
- 8012250: e841 2300 strex r3, r2, [r1]
- 8012254: 66bb str r3, [r7, #104] @ 0x68
- return(result);
- 8012256: 6ebb ldr r3, [r7, #104] @ 0x68
- 8012258: 2b00 cmp r3, #0
- 801225a: d1e3 bne.n 8012224 <UART_Start_Receive_IT+0xb4>
- /* Configure Rx interrupt processing */
- if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
- 801225c: 68fb ldr r3, [r7, #12]
- 801225e: 6e5b ldr r3, [r3, #100] @ 0x64
- 8012260: f1b3 5f00 cmp.w r3, #536870912 @ 0x20000000
- 8012264: d14f bne.n 8012306 <UART_Start_Receive_IT+0x196>
- 8012266: 68fb ldr r3, [r7, #12]
- 8012268: f8b3 3068 ldrh.w r3, [r3, #104] @ 0x68
- 801226c: 88fa ldrh r2, [r7, #6]
- 801226e: 429a cmp r2, r3
- 8012270: d349 bcc.n 8012306 <UART_Start_Receive_IT+0x196>
- {
- /* Set the Rx ISR function pointer according to the data word length */
- if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
- 8012272: 68fb ldr r3, [r7, #12]
- 8012274: 689b ldr r3, [r3, #8]
- 8012276: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 801227a: d107 bne.n 801228c <UART_Start_Receive_IT+0x11c>
- 801227c: 68fb ldr r3, [r7, #12]
- 801227e: 691b ldr r3, [r3, #16]
- 8012280: 2b00 cmp r3, #0
- 8012282: d103 bne.n 801228c <UART_Start_Receive_IT+0x11c>
- {
- huart->RxISR = UART_RxISR_16BIT_FIFOEN;
- 8012284: 68fb ldr r3, [r7, #12]
- 8012286: 4a47 ldr r2, [pc, #284] @ (80123a4 <UART_Start_Receive_IT+0x234>)
- 8012288: 675a str r2, [r3, #116] @ 0x74
- 801228a: e002 b.n 8012292 <UART_Start_Receive_IT+0x122>
- }
- else
- {
- huart->RxISR = UART_RxISR_8BIT_FIFOEN;
- 801228c: 68fb ldr r3, [r7, #12]
- 801228e: 4a46 ldr r2, [pc, #280] @ (80123a8 <UART_Start_Receive_IT+0x238>)
- 8012290: 675a str r2, [r3, #116] @ 0x74
- }
- /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
- if (huart->Init.Parity != UART_PARITY_NONE)
- 8012292: 68fb ldr r3, [r7, #12]
- 8012294: 691b ldr r3, [r3, #16]
- 8012296: 2b00 cmp r3, #0
- 8012298: d01a beq.n 80122d0 <UART_Start_Receive_IT+0x160>
- {
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
- 801229a: 68fb ldr r3, [r7, #12]
- 801229c: 681b ldr r3, [r3, #0]
- 801229e: 653b str r3, [r7, #80] @ 0x50
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80122a0: 6d3b ldr r3, [r7, #80] @ 0x50
- 80122a2: e853 3f00 ldrex r3, [r3]
- 80122a6: 64fb str r3, [r7, #76] @ 0x4c
- return(result);
- 80122a8: 6cfb ldr r3, [r7, #76] @ 0x4c
- 80122aa: f443 7380 orr.w r3, r3, #256 @ 0x100
- 80122ae: f8c7 3080 str.w r3, [r7, #128] @ 0x80
- 80122b2: 68fb ldr r3, [r7, #12]
- 80122b4: 681b ldr r3, [r3, #0]
- 80122b6: 461a mov r2, r3
- 80122b8: f8d7 3080 ldr.w r3, [r7, #128] @ 0x80
- 80122bc: 65fb str r3, [r7, #92] @ 0x5c
- 80122be: 65ba str r2, [r7, #88] @ 0x58
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80122c0: 6db9 ldr r1, [r7, #88] @ 0x58
- 80122c2: 6dfa ldr r2, [r7, #92] @ 0x5c
- 80122c4: e841 2300 strex r3, r2, [r1]
- 80122c8: 657b str r3, [r7, #84] @ 0x54
- return(result);
- 80122ca: 6d7b ldr r3, [r7, #84] @ 0x54
- 80122cc: 2b00 cmp r3, #0
- 80122ce: d1e4 bne.n 801229a <UART_Start_Receive_IT+0x12a>
- }
- ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
- 80122d0: 68fb ldr r3, [r7, #12]
- 80122d2: 681b ldr r3, [r3, #0]
- 80122d4: 3308 adds r3, #8
- 80122d6: 63fb str r3, [r7, #60] @ 0x3c
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80122d8: 6bfb ldr r3, [r7, #60] @ 0x3c
- 80122da: e853 3f00 ldrex r3, [r3]
- 80122de: 63bb str r3, [r7, #56] @ 0x38
- return(result);
- 80122e0: 6bbb ldr r3, [r7, #56] @ 0x38
- 80122e2: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
- 80122e6: 67fb str r3, [r7, #124] @ 0x7c
- 80122e8: 68fb ldr r3, [r7, #12]
- 80122ea: 681b ldr r3, [r3, #0]
- 80122ec: 3308 adds r3, #8
- 80122ee: 6ffa ldr r2, [r7, #124] @ 0x7c
- 80122f0: 64ba str r2, [r7, #72] @ 0x48
- 80122f2: 647b str r3, [r7, #68] @ 0x44
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80122f4: 6c79 ldr r1, [r7, #68] @ 0x44
- 80122f6: 6cba ldr r2, [r7, #72] @ 0x48
- 80122f8: e841 2300 strex r3, r2, [r1]
- 80122fc: 643b str r3, [r7, #64] @ 0x40
- return(result);
- 80122fe: 6c3b ldr r3, [r7, #64] @ 0x40
- 8012300: 2b00 cmp r3, #0
- 8012302: d1e5 bne.n 80122d0 <UART_Start_Receive_IT+0x160>
- 8012304: e046 b.n 8012394 <UART_Start_Receive_IT+0x224>
- }
- else
- {
- /* Set the Rx ISR function pointer according to the data word length */
- if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
- 8012306: 68fb ldr r3, [r7, #12]
- 8012308: 689b ldr r3, [r3, #8]
- 801230a: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
- 801230e: d107 bne.n 8012320 <UART_Start_Receive_IT+0x1b0>
- 8012310: 68fb ldr r3, [r7, #12]
- 8012312: 691b ldr r3, [r3, #16]
- 8012314: 2b00 cmp r3, #0
- 8012316: d103 bne.n 8012320 <UART_Start_Receive_IT+0x1b0>
- {
- huart->RxISR = UART_RxISR_16BIT;
- 8012318: 68fb ldr r3, [r7, #12]
- 801231a: 4a24 ldr r2, [pc, #144] @ (80123ac <UART_Start_Receive_IT+0x23c>)
- 801231c: 675a str r2, [r3, #116] @ 0x74
- 801231e: e002 b.n 8012326 <UART_Start_Receive_IT+0x1b6>
- }
- else
- {
- huart->RxISR = UART_RxISR_8BIT;
- 8012320: 68fb ldr r3, [r7, #12]
- 8012322: 4a23 ldr r2, [pc, #140] @ (80123b0 <UART_Start_Receive_IT+0x240>)
- 8012324: 675a str r2, [r3, #116] @ 0x74
- }
- /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
- if (huart->Init.Parity != UART_PARITY_NONE)
- 8012326: 68fb ldr r3, [r7, #12]
- 8012328: 691b ldr r3, [r3, #16]
- 801232a: 2b00 cmp r3, #0
- 801232c: d019 beq.n 8012362 <UART_Start_Receive_IT+0x1f2>
- {
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
- 801232e: 68fb ldr r3, [r7, #12]
- 8012330: 681b ldr r3, [r3, #0]
- 8012332: 62bb str r3, [r7, #40] @ 0x28
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012334: 6abb ldr r3, [r7, #40] @ 0x28
- 8012336: e853 3f00 ldrex r3, [r3]
- 801233a: 627b str r3, [r7, #36] @ 0x24
- return(result);
- 801233c: 6a7b ldr r3, [r7, #36] @ 0x24
- 801233e: f443 7390 orr.w r3, r3, #288 @ 0x120
- 8012342: 677b str r3, [r7, #116] @ 0x74
- 8012344: 68fb ldr r3, [r7, #12]
- 8012346: 681b ldr r3, [r3, #0]
- 8012348: 461a mov r2, r3
- 801234a: 6f7b ldr r3, [r7, #116] @ 0x74
- 801234c: 637b str r3, [r7, #52] @ 0x34
- 801234e: 633a str r2, [r7, #48] @ 0x30
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012350: 6b39 ldr r1, [r7, #48] @ 0x30
- 8012352: 6b7a ldr r2, [r7, #52] @ 0x34
- 8012354: e841 2300 strex r3, r2, [r1]
- 8012358: 62fb str r3, [r7, #44] @ 0x2c
- return(result);
- 801235a: 6afb ldr r3, [r7, #44] @ 0x2c
- 801235c: 2b00 cmp r3, #0
- 801235e: d1e6 bne.n 801232e <UART_Start_Receive_IT+0x1be>
- 8012360: e018 b.n 8012394 <UART_Start_Receive_IT+0x224>
- }
- else
- {
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
- 8012362: 68fb ldr r3, [r7, #12]
- 8012364: 681b ldr r3, [r3, #0]
- 8012366: 617b str r3, [r7, #20]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012368: 697b ldr r3, [r7, #20]
- 801236a: e853 3f00 ldrex r3, [r3]
- 801236e: 613b str r3, [r7, #16]
- return(result);
- 8012370: 693b ldr r3, [r7, #16]
- 8012372: f043 0320 orr.w r3, r3, #32
- 8012376: 67bb str r3, [r7, #120] @ 0x78
- 8012378: 68fb ldr r3, [r7, #12]
- 801237a: 681b ldr r3, [r3, #0]
- 801237c: 461a mov r2, r3
- 801237e: 6fbb ldr r3, [r7, #120] @ 0x78
- 8012380: 623b str r3, [r7, #32]
- 8012382: 61fa str r2, [r7, #28]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012384: 69f9 ldr r1, [r7, #28]
- 8012386: 6a3a ldr r2, [r7, #32]
- 8012388: e841 2300 strex r3, r2, [r1]
- 801238c: 61bb str r3, [r7, #24]
- return(result);
- 801238e: 69bb ldr r3, [r7, #24]
- 8012390: 2b00 cmp r3, #0
- 8012392: d1e6 bne.n 8012362 <UART_Start_Receive_IT+0x1f2>
- }
- }
- return HAL_OK;
- 8012394: 2300 movs r3, #0
- }
- 8012396: 4618 mov r0, r3
- 8012398: 378c adds r7, #140 @ 0x8c
- 801239a: 46bd mov sp, r7
- 801239c: f85d 7b04 ldr.w r7, [sp], #4
- 80123a0: 4770 bx lr
- 80123a2: bf00 nop
- 80123a4: 08012f19 .word 0x08012f19
- 80123a8: 08012bb9 .word 0x08012bb9
- 80123ac: 08012a01 .word 0x08012a01
- 80123b0: 08012849 .word 0x08012849
- 080123b4 <UART_EndRxTransfer>:
- * @brief End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
- * @param huart UART handle.
- * @retval None
- */
- static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
- {
- 80123b4: b480 push {r7}
- 80123b6: b095 sub sp, #84 @ 0x54
- 80123b8: af00 add r7, sp, #0
- 80123ba: 6078 str r0, [r7, #4]
- /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
- 80123bc: 687b ldr r3, [r7, #4]
- 80123be: 681b ldr r3, [r3, #0]
- 80123c0: 637b str r3, [r7, #52] @ 0x34
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80123c2: 6b7b ldr r3, [r7, #52] @ 0x34
- 80123c4: e853 3f00 ldrex r3, [r3]
- 80123c8: 633b str r3, [r7, #48] @ 0x30
- return(result);
- 80123ca: 6b3b ldr r3, [r7, #48] @ 0x30
- 80123cc: f423 7390 bic.w r3, r3, #288 @ 0x120
- 80123d0: 64fb str r3, [r7, #76] @ 0x4c
- 80123d2: 687b ldr r3, [r7, #4]
- 80123d4: 681b ldr r3, [r3, #0]
- 80123d6: 461a mov r2, r3
- 80123d8: 6cfb ldr r3, [r7, #76] @ 0x4c
- 80123da: 643b str r3, [r7, #64] @ 0x40
- 80123dc: 63fa str r2, [r7, #60] @ 0x3c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80123de: 6bf9 ldr r1, [r7, #60] @ 0x3c
- 80123e0: 6c3a ldr r2, [r7, #64] @ 0x40
- 80123e2: e841 2300 strex r3, r2, [r1]
- 80123e6: 63bb str r3, [r7, #56] @ 0x38
- return(result);
- 80123e8: 6bbb ldr r3, [r7, #56] @ 0x38
- 80123ea: 2b00 cmp r3, #0
- 80123ec: d1e6 bne.n 80123bc <UART_EndRxTransfer+0x8>
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
- 80123ee: 687b ldr r3, [r7, #4]
- 80123f0: 681b ldr r3, [r3, #0]
- 80123f2: 3308 adds r3, #8
- 80123f4: 623b str r3, [r7, #32]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80123f6: 6a3b ldr r3, [r7, #32]
- 80123f8: e853 3f00 ldrex r3, [r3]
- 80123fc: 61fb str r3, [r7, #28]
- return(result);
- 80123fe: 69fa ldr r2, [r7, #28]
- 8012400: 4b1e ldr r3, [pc, #120] @ (801247c <UART_EndRxTransfer+0xc8>)
- 8012402: 4013 ands r3, r2
- 8012404: 64bb str r3, [r7, #72] @ 0x48
- 8012406: 687b ldr r3, [r7, #4]
- 8012408: 681b ldr r3, [r3, #0]
- 801240a: 3308 adds r3, #8
- 801240c: 6cba ldr r2, [r7, #72] @ 0x48
- 801240e: 62fa str r2, [r7, #44] @ 0x2c
- 8012410: 62bb str r3, [r7, #40] @ 0x28
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012412: 6ab9 ldr r1, [r7, #40] @ 0x28
- 8012414: 6afa ldr r2, [r7, #44] @ 0x2c
- 8012416: e841 2300 strex r3, r2, [r1]
- 801241a: 627b str r3, [r7, #36] @ 0x24
- return(result);
- 801241c: 6a7b ldr r3, [r7, #36] @ 0x24
- 801241e: 2b00 cmp r3, #0
- 8012420: d1e5 bne.n 80123ee <UART_EndRxTransfer+0x3a>
- /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
- if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
- 8012422: 687b ldr r3, [r7, #4]
- 8012424: 6edb ldr r3, [r3, #108] @ 0x6c
- 8012426: 2b01 cmp r3, #1
- 8012428: d118 bne.n 801245c <UART_EndRxTransfer+0xa8>
- {
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 801242a: 687b ldr r3, [r7, #4]
- 801242c: 681b ldr r3, [r3, #0]
- 801242e: 60fb str r3, [r7, #12]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012430: 68fb ldr r3, [r7, #12]
- 8012432: e853 3f00 ldrex r3, [r3]
- 8012436: 60bb str r3, [r7, #8]
- return(result);
- 8012438: 68bb ldr r3, [r7, #8]
- 801243a: f023 0310 bic.w r3, r3, #16
- 801243e: 647b str r3, [r7, #68] @ 0x44
- 8012440: 687b ldr r3, [r7, #4]
- 8012442: 681b ldr r3, [r3, #0]
- 8012444: 461a mov r2, r3
- 8012446: 6c7b ldr r3, [r7, #68] @ 0x44
- 8012448: 61bb str r3, [r7, #24]
- 801244a: 617a str r2, [r7, #20]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801244c: 6979 ldr r1, [r7, #20]
- 801244e: 69ba ldr r2, [r7, #24]
- 8012450: e841 2300 strex r3, r2, [r1]
- 8012454: 613b str r3, [r7, #16]
- return(result);
- 8012456: 693b ldr r3, [r7, #16]
- 8012458: 2b00 cmp r3, #0
- 801245a: d1e6 bne.n 801242a <UART_EndRxTransfer+0x76>
- }
- /* At end of Rx process, restore huart->RxState to Ready */
- huart->RxState = HAL_UART_STATE_READY;
- 801245c: 687b ldr r3, [r7, #4]
- 801245e: 2220 movs r2, #32
- 8012460: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 8012464: 687b ldr r3, [r7, #4]
- 8012466: 2200 movs r2, #0
- 8012468: 66da str r2, [r3, #108] @ 0x6c
- /* Reset RxIsr function pointer */
- huart->RxISR = NULL;
- 801246a: 687b ldr r3, [r7, #4]
- 801246c: 2200 movs r2, #0
- 801246e: 675a str r2, [r3, #116] @ 0x74
- }
- 8012470: bf00 nop
- 8012472: 3754 adds r7, #84 @ 0x54
- 8012474: 46bd mov sp, r7
- 8012476: f85d 7b04 ldr.w r7, [sp], #4
- 801247a: 4770 bx lr
- 801247c: effffffe .word 0xeffffffe
- 08012480 <UART_DMAAbortOnError>:
- * (To be called at end of DMA Abort procedure following error occurrence).
- * @param hdma DMA handle.
- * @retval None
- */
- static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
- {
- 8012480: b580 push {r7, lr}
- 8012482: b084 sub sp, #16
- 8012484: af00 add r7, sp, #0
- 8012486: 6078 str r0, [r7, #4]
- UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
- 8012488: 687b ldr r3, [r7, #4]
- 801248a: 6b9b ldr r3, [r3, #56] @ 0x38
- 801248c: 60fb str r3, [r7, #12]
- huart->RxXferCount = 0U;
- 801248e: 68fb ldr r3, [r7, #12]
- 8012490: 2200 movs r2, #0
- 8012492: f8a3 205e strh.w r2, [r3, #94] @ 0x5e
- huart->TxXferCount = 0U;
- 8012496: 68fb ldr r3, [r7, #12]
- 8012498: 2200 movs r2, #0
- 801249a: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered error callback*/
- huart->ErrorCallback(huart);
- #else
- /*Call legacy weak error callback*/
- HAL_UART_ErrorCallback(huart);
- 801249e: 68f8 ldr r0, [r7, #12]
- 80124a0: f7fe ff3a bl 8011318 <HAL_UART_ErrorCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- }
- 80124a4: bf00 nop
- 80124a6: 3710 adds r7, #16
- 80124a8: 46bd mov sp, r7
- 80124aa: bd80 pop {r7, pc}
- 080124ac <UART_TxISR_8BIT>:
- * interruptions have been enabled by HAL_UART_Transmit_IT().
- * @param huart UART handle.
- * @retval None
- */
- static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
- {
- 80124ac: b480 push {r7}
- 80124ae: b08f sub sp, #60 @ 0x3c
- 80124b0: af00 add r7, sp, #0
- 80124b2: 6078 str r0, [r7, #4]
- /* Check that a Tx process is ongoing */
- if (huart->gState == HAL_UART_STATE_BUSY_TX)
- 80124b4: 687b ldr r3, [r7, #4]
- 80124b6: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 80124ba: 2b21 cmp r3, #33 @ 0x21
- 80124bc: d14c bne.n 8012558 <UART_TxISR_8BIT+0xac>
- {
- if (huart->TxXferCount == 0U)
- 80124be: 687b ldr r3, [r7, #4]
- 80124c0: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 80124c4: b29b uxth r3, r3
- 80124c6: 2b00 cmp r3, #0
- 80124c8: d132 bne.n 8012530 <UART_TxISR_8BIT+0x84>
- {
- /* Disable the UART Transmit Data Register Empty Interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
- 80124ca: 687b ldr r3, [r7, #4]
- 80124cc: 681b ldr r3, [r3, #0]
- 80124ce: 623b str r3, [r7, #32]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80124d0: 6a3b ldr r3, [r7, #32]
- 80124d2: e853 3f00 ldrex r3, [r3]
- 80124d6: 61fb str r3, [r7, #28]
- return(result);
- 80124d8: 69fb ldr r3, [r7, #28]
- 80124da: f023 0380 bic.w r3, r3, #128 @ 0x80
- 80124de: 637b str r3, [r7, #52] @ 0x34
- 80124e0: 687b ldr r3, [r7, #4]
- 80124e2: 681b ldr r3, [r3, #0]
- 80124e4: 461a mov r2, r3
- 80124e6: 6b7b ldr r3, [r7, #52] @ 0x34
- 80124e8: 62fb str r3, [r7, #44] @ 0x2c
- 80124ea: 62ba str r2, [r7, #40] @ 0x28
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80124ec: 6ab9 ldr r1, [r7, #40] @ 0x28
- 80124ee: 6afa ldr r2, [r7, #44] @ 0x2c
- 80124f0: e841 2300 strex r3, r2, [r1]
- 80124f4: 627b str r3, [r7, #36] @ 0x24
- return(result);
- 80124f6: 6a7b ldr r3, [r7, #36] @ 0x24
- 80124f8: 2b00 cmp r3, #0
- 80124fa: d1e6 bne.n 80124ca <UART_TxISR_8BIT+0x1e>
- /* Enable the UART Transmit Complete Interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
- 80124fc: 687b ldr r3, [r7, #4]
- 80124fe: 681b ldr r3, [r3, #0]
- 8012500: 60fb str r3, [r7, #12]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012502: 68fb ldr r3, [r7, #12]
- 8012504: e853 3f00 ldrex r3, [r3]
- 8012508: 60bb str r3, [r7, #8]
- return(result);
- 801250a: 68bb ldr r3, [r7, #8]
- 801250c: f043 0340 orr.w r3, r3, #64 @ 0x40
- 8012510: 633b str r3, [r7, #48] @ 0x30
- 8012512: 687b ldr r3, [r7, #4]
- 8012514: 681b ldr r3, [r3, #0]
- 8012516: 461a mov r2, r3
- 8012518: 6b3b ldr r3, [r7, #48] @ 0x30
- 801251a: 61bb str r3, [r7, #24]
- 801251c: 617a str r2, [r7, #20]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801251e: 6979 ldr r1, [r7, #20]
- 8012520: 69ba ldr r2, [r7, #24]
- 8012522: e841 2300 strex r3, r2, [r1]
- 8012526: 613b str r3, [r7, #16]
- return(result);
- 8012528: 693b ldr r3, [r7, #16]
- 801252a: 2b00 cmp r3, #0
- 801252c: d1e6 bne.n 80124fc <UART_TxISR_8BIT+0x50>
- huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
- huart->pTxBuffPtr++;
- huart->TxXferCount--;
- }
- }
- }
- 801252e: e013 b.n 8012558 <UART_TxISR_8BIT+0xac>
- huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
- 8012530: 687b ldr r3, [r7, #4]
- 8012532: 6d1b ldr r3, [r3, #80] @ 0x50
- 8012534: 781a ldrb r2, [r3, #0]
- 8012536: 687b ldr r3, [r7, #4]
- 8012538: 681b ldr r3, [r3, #0]
- 801253a: 629a str r2, [r3, #40] @ 0x28
- huart->pTxBuffPtr++;
- 801253c: 687b ldr r3, [r7, #4]
- 801253e: 6d1b ldr r3, [r3, #80] @ 0x50
- 8012540: 1c5a adds r2, r3, #1
- 8012542: 687b ldr r3, [r7, #4]
- 8012544: 651a str r2, [r3, #80] @ 0x50
- huart->TxXferCount--;
- 8012546: 687b ldr r3, [r7, #4]
- 8012548: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 801254c: b29b uxth r3, r3
- 801254e: 3b01 subs r3, #1
- 8012550: b29a uxth r2, r3
- 8012552: 687b ldr r3, [r7, #4]
- 8012554: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- }
- 8012558: bf00 nop
- 801255a: 373c adds r7, #60 @ 0x3c
- 801255c: 46bd mov sp, r7
- 801255e: f85d 7b04 ldr.w r7, [sp], #4
- 8012562: 4770 bx lr
- 08012564 <UART_TxISR_16BIT>:
- * interruptions have been enabled by HAL_UART_Transmit_IT().
- * @param huart UART handle.
- * @retval None
- */
- static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
- {
- 8012564: b480 push {r7}
- 8012566: b091 sub sp, #68 @ 0x44
- 8012568: af00 add r7, sp, #0
- 801256a: 6078 str r0, [r7, #4]
- const uint16_t *tmp;
- /* Check that a Tx process is ongoing */
- if (huart->gState == HAL_UART_STATE_BUSY_TX)
- 801256c: 687b ldr r3, [r7, #4]
- 801256e: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 8012572: 2b21 cmp r3, #33 @ 0x21
- 8012574: d151 bne.n 801261a <UART_TxISR_16BIT+0xb6>
- {
- if (huart->TxXferCount == 0U)
- 8012576: 687b ldr r3, [r7, #4]
- 8012578: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 801257c: b29b uxth r3, r3
- 801257e: 2b00 cmp r3, #0
- 8012580: d132 bne.n 80125e8 <UART_TxISR_16BIT+0x84>
- {
- /* Disable the UART Transmit Data Register Empty Interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
- 8012582: 687b ldr r3, [r7, #4]
- 8012584: 681b ldr r3, [r3, #0]
- 8012586: 627b str r3, [r7, #36] @ 0x24
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012588: 6a7b ldr r3, [r7, #36] @ 0x24
- 801258a: e853 3f00 ldrex r3, [r3]
- 801258e: 623b str r3, [r7, #32]
- return(result);
- 8012590: 6a3b ldr r3, [r7, #32]
- 8012592: f023 0380 bic.w r3, r3, #128 @ 0x80
- 8012596: 63bb str r3, [r7, #56] @ 0x38
- 8012598: 687b ldr r3, [r7, #4]
- 801259a: 681b ldr r3, [r3, #0]
- 801259c: 461a mov r2, r3
- 801259e: 6bbb ldr r3, [r7, #56] @ 0x38
- 80125a0: 633b str r3, [r7, #48] @ 0x30
- 80125a2: 62fa str r2, [r7, #44] @ 0x2c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80125a4: 6af9 ldr r1, [r7, #44] @ 0x2c
- 80125a6: 6b3a ldr r2, [r7, #48] @ 0x30
- 80125a8: e841 2300 strex r3, r2, [r1]
- 80125ac: 62bb str r3, [r7, #40] @ 0x28
- return(result);
- 80125ae: 6abb ldr r3, [r7, #40] @ 0x28
- 80125b0: 2b00 cmp r3, #0
- 80125b2: d1e6 bne.n 8012582 <UART_TxISR_16BIT+0x1e>
- /* Enable the UART Transmit Complete Interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
- 80125b4: 687b ldr r3, [r7, #4]
- 80125b6: 681b ldr r3, [r3, #0]
- 80125b8: 613b str r3, [r7, #16]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80125ba: 693b ldr r3, [r7, #16]
- 80125bc: e853 3f00 ldrex r3, [r3]
- 80125c0: 60fb str r3, [r7, #12]
- return(result);
- 80125c2: 68fb ldr r3, [r7, #12]
- 80125c4: f043 0340 orr.w r3, r3, #64 @ 0x40
- 80125c8: 637b str r3, [r7, #52] @ 0x34
- 80125ca: 687b ldr r3, [r7, #4]
- 80125cc: 681b ldr r3, [r3, #0]
- 80125ce: 461a mov r2, r3
- 80125d0: 6b7b ldr r3, [r7, #52] @ 0x34
- 80125d2: 61fb str r3, [r7, #28]
- 80125d4: 61ba str r2, [r7, #24]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80125d6: 69b9 ldr r1, [r7, #24]
- 80125d8: 69fa ldr r2, [r7, #28]
- 80125da: e841 2300 strex r3, r2, [r1]
- 80125de: 617b str r3, [r7, #20]
- return(result);
- 80125e0: 697b ldr r3, [r7, #20]
- 80125e2: 2b00 cmp r3, #0
- 80125e4: d1e6 bne.n 80125b4 <UART_TxISR_16BIT+0x50>
- huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
- huart->pTxBuffPtr += 2U;
- huart->TxXferCount--;
- }
- }
- }
- 80125e6: e018 b.n 801261a <UART_TxISR_16BIT+0xb6>
- tmp = (const uint16_t *) huart->pTxBuffPtr;
- 80125e8: 687b ldr r3, [r7, #4]
- 80125ea: 6d1b ldr r3, [r3, #80] @ 0x50
- 80125ec: 63fb str r3, [r7, #60] @ 0x3c
- huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
- 80125ee: 6bfb ldr r3, [r7, #60] @ 0x3c
- 80125f0: 881b ldrh r3, [r3, #0]
- 80125f2: 461a mov r2, r3
- 80125f4: 687b ldr r3, [r7, #4]
- 80125f6: 681b ldr r3, [r3, #0]
- 80125f8: f3c2 0208 ubfx r2, r2, #0, #9
- 80125fc: 629a str r2, [r3, #40] @ 0x28
- huart->pTxBuffPtr += 2U;
- 80125fe: 687b ldr r3, [r7, #4]
- 8012600: 6d1b ldr r3, [r3, #80] @ 0x50
- 8012602: 1c9a adds r2, r3, #2
- 8012604: 687b ldr r3, [r7, #4]
- 8012606: 651a str r2, [r3, #80] @ 0x50
- huart->TxXferCount--;
- 8012608: 687b ldr r3, [r7, #4]
- 801260a: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 801260e: b29b uxth r3, r3
- 8012610: 3b01 subs r3, #1
- 8012612: b29a uxth r2, r3
- 8012614: 687b ldr r3, [r7, #4]
- 8012616: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- }
- 801261a: bf00 nop
- 801261c: 3744 adds r7, #68 @ 0x44
- 801261e: 46bd mov sp, r7
- 8012620: f85d 7b04 ldr.w r7, [sp], #4
- 8012624: 4770 bx lr
- 08012626 <UART_TxISR_8BIT_FIFOEN>:
- * interruptions have been enabled by HAL_UART_Transmit_IT().
- * @param huart UART handle.
- * @retval None
- */
- static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
- {
- 8012626: b480 push {r7}
- 8012628: b091 sub sp, #68 @ 0x44
- 801262a: af00 add r7, sp, #0
- 801262c: 6078 str r0, [r7, #4]
- uint16_t nb_tx_data;
- /* Check that a Tx process is ongoing */
- if (huart->gState == HAL_UART_STATE_BUSY_TX)
- 801262e: 687b ldr r3, [r7, #4]
- 8012630: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 8012634: 2b21 cmp r3, #33 @ 0x21
- 8012636: d160 bne.n 80126fa <UART_TxISR_8BIT_FIFOEN+0xd4>
- {
- for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
- 8012638: 687b ldr r3, [r7, #4]
- 801263a: f8b3 306a ldrh.w r3, [r3, #106] @ 0x6a
- 801263e: 87fb strh r3, [r7, #62] @ 0x3e
- 8012640: e057 b.n 80126f2 <UART_TxISR_8BIT_FIFOEN+0xcc>
- {
- if (huart->TxXferCount == 0U)
- 8012642: 687b ldr r3, [r7, #4]
- 8012644: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 8012648: b29b uxth r3, r3
- 801264a: 2b00 cmp r3, #0
- 801264c: d133 bne.n 80126b6 <UART_TxISR_8BIT_FIFOEN+0x90>
- {
- /* Disable the TX FIFO threshold interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
- 801264e: 687b ldr r3, [r7, #4]
- 8012650: 681b ldr r3, [r3, #0]
- 8012652: 3308 adds r3, #8
- 8012654: 627b str r3, [r7, #36] @ 0x24
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012656: 6a7b ldr r3, [r7, #36] @ 0x24
- 8012658: e853 3f00 ldrex r3, [r3]
- 801265c: 623b str r3, [r7, #32]
- return(result);
- 801265e: 6a3b ldr r3, [r7, #32]
- 8012660: f423 0300 bic.w r3, r3, #8388608 @ 0x800000
- 8012664: 63bb str r3, [r7, #56] @ 0x38
- 8012666: 687b ldr r3, [r7, #4]
- 8012668: 681b ldr r3, [r3, #0]
- 801266a: 3308 adds r3, #8
- 801266c: 6bba ldr r2, [r7, #56] @ 0x38
- 801266e: 633a str r2, [r7, #48] @ 0x30
- 8012670: 62fb str r3, [r7, #44] @ 0x2c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012672: 6af9 ldr r1, [r7, #44] @ 0x2c
- 8012674: 6b3a ldr r2, [r7, #48] @ 0x30
- 8012676: e841 2300 strex r3, r2, [r1]
- 801267a: 62bb str r3, [r7, #40] @ 0x28
- return(result);
- 801267c: 6abb ldr r3, [r7, #40] @ 0x28
- 801267e: 2b00 cmp r3, #0
- 8012680: d1e5 bne.n 801264e <UART_TxISR_8BIT_FIFOEN+0x28>
- /* Enable the UART Transmit Complete Interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
- 8012682: 687b ldr r3, [r7, #4]
- 8012684: 681b ldr r3, [r3, #0]
- 8012686: 613b str r3, [r7, #16]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012688: 693b ldr r3, [r7, #16]
- 801268a: e853 3f00 ldrex r3, [r3]
- 801268e: 60fb str r3, [r7, #12]
- return(result);
- 8012690: 68fb ldr r3, [r7, #12]
- 8012692: f043 0340 orr.w r3, r3, #64 @ 0x40
- 8012696: 637b str r3, [r7, #52] @ 0x34
- 8012698: 687b ldr r3, [r7, #4]
- 801269a: 681b ldr r3, [r3, #0]
- 801269c: 461a mov r2, r3
- 801269e: 6b7b ldr r3, [r7, #52] @ 0x34
- 80126a0: 61fb str r3, [r7, #28]
- 80126a2: 61ba str r2, [r7, #24]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80126a4: 69b9 ldr r1, [r7, #24]
- 80126a6: 69fa ldr r2, [r7, #28]
- 80126a8: e841 2300 strex r3, r2, [r1]
- 80126ac: 617b str r3, [r7, #20]
- return(result);
- 80126ae: 697b ldr r3, [r7, #20]
- 80126b0: 2b00 cmp r3, #0
- 80126b2: d1e6 bne.n 8012682 <UART_TxISR_8BIT_FIFOEN+0x5c>
- break; /* force exit loop */
- 80126b4: e021 b.n 80126fa <UART_TxISR_8BIT_FIFOEN+0xd4>
- }
- else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
- 80126b6: 687b ldr r3, [r7, #4]
- 80126b8: 681b ldr r3, [r3, #0]
- 80126ba: 69db ldr r3, [r3, #28]
- 80126bc: f003 0380 and.w r3, r3, #128 @ 0x80
- 80126c0: 2b00 cmp r3, #0
- 80126c2: d013 beq.n 80126ec <UART_TxISR_8BIT_FIFOEN+0xc6>
- {
- huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
- 80126c4: 687b ldr r3, [r7, #4]
- 80126c6: 6d1b ldr r3, [r3, #80] @ 0x50
- 80126c8: 781a ldrb r2, [r3, #0]
- 80126ca: 687b ldr r3, [r7, #4]
- 80126cc: 681b ldr r3, [r3, #0]
- 80126ce: 629a str r2, [r3, #40] @ 0x28
- huart->pTxBuffPtr++;
- 80126d0: 687b ldr r3, [r7, #4]
- 80126d2: 6d1b ldr r3, [r3, #80] @ 0x50
- 80126d4: 1c5a adds r2, r3, #1
- 80126d6: 687b ldr r3, [r7, #4]
- 80126d8: 651a str r2, [r3, #80] @ 0x50
- huart->TxXferCount--;
- 80126da: 687b ldr r3, [r7, #4]
- 80126dc: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 80126e0: b29b uxth r3, r3
- 80126e2: 3b01 subs r3, #1
- 80126e4: b29a uxth r2, r3
- 80126e6: 687b ldr r3, [r7, #4]
- 80126e8: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
- 80126ec: 8ffb ldrh r3, [r7, #62] @ 0x3e
- 80126ee: 3b01 subs r3, #1
- 80126f0: 87fb strh r3, [r7, #62] @ 0x3e
- 80126f2: 8ffb ldrh r3, [r7, #62] @ 0x3e
- 80126f4: 2b00 cmp r3, #0
- 80126f6: d1a4 bne.n 8012642 <UART_TxISR_8BIT_FIFOEN+0x1c>
- {
- /* Nothing to do */
- }
- }
- }
- }
- 80126f8: e7ff b.n 80126fa <UART_TxISR_8BIT_FIFOEN+0xd4>
- 80126fa: bf00 nop
- 80126fc: 3744 adds r7, #68 @ 0x44
- 80126fe: 46bd mov sp, r7
- 8012700: f85d 7b04 ldr.w r7, [sp], #4
- 8012704: 4770 bx lr
- 08012706 <UART_TxISR_16BIT_FIFOEN>:
- * interruptions have been enabled by HAL_UART_Transmit_IT().
- * @param huart UART handle.
- * @retval None
- */
- static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
- {
- 8012706: b480 push {r7}
- 8012708: b091 sub sp, #68 @ 0x44
- 801270a: af00 add r7, sp, #0
- 801270c: 6078 str r0, [r7, #4]
- const uint16_t *tmp;
- uint16_t nb_tx_data;
- /* Check that a Tx process is ongoing */
- if (huart->gState == HAL_UART_STATE_BUSY_TX)
- 801270e: 687b ldr r3, [r7, #4]
- 8012710: f8d3 3088 ldr.w r3, [r3, #136] @ 0x88
- 8012714: 2b21 cmp r3, #33 @ 0x21
- 8012716: d165 bne.n 80127e4 <UART_TxISR_16BIT_FIFOEN+0xde>
- {
- for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
- 8012718: 687b ldr r3, [r7, #4]
- 801271a: f8b3 306a ldrh.w r3, [r3, #106] @ 0x6a
- 801271e: 87fb strh r3, [r7, #62] @ 0x3e
- 8012720: e05c b.n 80127dc <UART_TxISR_16BIT_FIFOEN+0xd6>
- {
- if (huart->TxXferCount == 0U)
- 8012722: 687b ldr r3, [r7, #4]
- 8012724: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 8012728: b29b uxth r3, r3
- 801272a: 2b00 cmp r3, #0
- 801272c: d133 bne.n 8012796 <UART_TxISR_16BIT_FIFOEN+0x90>
- {
- /* Disable the TX FIFO threshold interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
- 801272e: 687b ldr r3, [r7, #4]
- 8012730: 681b ldr r3, [r3, #0]
- 8012732: 3308 adds r3, #8
- 8012734: 623b str r3, [r7, #32]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012736: 6a3b ldr r3, [r7, #32]
- 8012738: e853 3f00 ldrex r3, [r3]
- 801273c: 61fb str r3, [r7, #28]
- return(result);
- 801273e: 69fb ldr r3, [r7, #28]
- 8012740: f423 0300 bic.w r3, r3, #8388608 @ 0x800000
- 8012744: 637b str r3, [r7, #52] @ 0x34
- 8012746: 687b ldr r3, [r7, #4]
- 8012748: 681b ldr r3, [r3, #0]
- 801274a: 3308 adds r3, #8
- 801274c: 6b7a ldr r2, [r7, #52] @ 0x34
- 801274e: 62fa str r2, [r7, #44] @ 0x2c
- 8012750: 62bb str r3, [r7, #40] @ 0x28
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012752: 6ab9 ldr r1, [r7, #40] @ 0x28
- 8012754: 6afa ldr r2, [r7, #44] @ 0x2c
- 8012756: e841 2300 strex r3, r2, [r1]
- 801275a: 627b str r3, [r7, #36] @ 0x24
- return(result);
- 801275c: 6a7b ldr r3, [r7, #36] @ 0x24
- 801275e: 2b00 cmp r3, #0
- 8012760: d1e5 bne.n 801272e <UART_TxISR_16BIT_FIFOEN+0x28>
- /* Enable the UART Transmit Complete Interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
- 8012762: 687b ldr r3, [r7, #4]
- 8012764: 681b ldr r3, [r3, #0]
- 8012766: 60fb str r3, [r7, #12]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012768: 68fb ldr r3, [r7, #12]
- 801276a: e853 3f00 ldrex r3, [r3]
- 801276e: 60bb str r3, [r7, #8]
- return(result);
- 8012770: 68bb ldr r3, [r7, #8]
- 8012772: f043 0340 orr.w r3, r3, #64 @ 0x40
- 8012776: 633b str r3, [r7, #48] @ 0x30
- 8012778: 687b ldr r3, [r7, #4]
- 801277a: 681b ldr r3, [r3, #0]
- 801277c: 461a mov r2, r3
- 801277e: 6b3b ldr r3, [r7, #48] @ 0x30
- 8012780: 61bb str r3, [r7, #24]
- 8012782: 617a str r2, [r7, #20]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012784: 6979 ldr r1, [r7, #20]
- 8012786: 69ba ldr r2, [r7, #24]
- 8012788: e841 2300 strex r3, r2, [r1]
- 801278c: 613b str r3, [r7, #16]
- return(result);
- 801278e: 693b ldr r3, [r7, #16]
- 8012790: 2b00 cmp r3, #0
- 8012792: d1e6 bne.n 8012762 <UART_TxISR_16BIT_FIFOEN+0x5c>
- break; /* force exit loop */
- 8012794: e026 b.n 80127e4 <UART_TxISR_16BIT_FIFOEN+0xde>
- }
- else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
- 8012796: 687b ldr r3, [r7, #4]
- 8012798: 681b ldr r3, [r3, #0]
- 801279a: 69db ldr r3, [r3, #28]
- 801279c: f003 0380 and.w r3, r3, #128 @ 0x80
- 80127a0: 2b00 cmp r3, #0
- 80127a2: d018 beq.n 80127d6 <UART_TxISR_16BIT_FIFOEN+0xd0>
- {
- tmp = (const uint16_t *) huart->pTxBuffPtr;
- 80127a4: 687b ldr r3, [r7, #4]
- 80127a6: 6d1b ldr r3, [r3, #80] @ 0x50
- 80127a8: 63bb str r3, [r7, #56] @ 0x38
- huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
- 80127aa: 6bbb ldr r3, [r7, #56] @ 0x38
- 80127ac: 881b ldrh r3, [r3, #0]
- 80127ae: 461a mov r2, r3
- 80127b0: 687b ldr r3, [r7, #4]
- 80127b2: 681b ldr r3, [r3, #0]
- 80127b4: f3c2 0208 ubfx r2, r2, #0, #9
- 80127b8: 629a str r2, [r3, #40] @ 0x28
- huart->pTxBuffPtr += 2U;
- 80127ba: 687b ldr r3, [r7, #4]
- 80127bc: 6d1b ldr r3, [r3, #80] @ 0x50
- 80127be: 1c9a adds r2, r3, #2
- 80127c0: 687b ldr r3, [r7, #4]
- 80127c2: 651a str r2, [r3, #80] @ 0x50
- huart->TxXferCount--;
- 80127c4: 687b ldr r3, [r7, #4]
- 80127c6: f8b3 3056 ldrh.w r3, [r3, #86] @ 0x56
- 80127ca: b29b uxth r3, r3
- 80127cc: 3b01 subs r3, #1
- 80127ce: b29a uxth r2, r3
- 80127d0: 687b ldr r3, [r7, #4]
- 80127d2: f8a3 2056 strh.w r2, [r3, #86] @ 0x56
- for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
- 80127d6: 8ffb ldrh r3, [r7, #62] @ 0x3e
- 80127d8: 3b01 subs r3, #1
- 80127da: 87fb strh r3, [r7, #62] @ 0x3e
- 80127dc: 8ffb ldrh r3, [r7, #62] @ 0x3e
- 80127de: 2b00 cmp r3, #0
- 80127e0: d19f bne.n 8012722 <UART_TxISR_16BIT_FIFOEN+0x1c>
- {
- /* Nothing to do */
- }
- }
- }
- }
- 80127e2: e7ff b.n 80127e4 <UART_TxISR_16BIT_FIFOEN+0xde>
- 80127e4: bf00 nop
- 80127e6: 3744 adds r7, #68 @ 0x44
- 80127e8: 46bd mov sp, r7
- 80127ea: f85d 7b04 ldr.w r7, [sp], #4
- 80127ee: 4770 bx lr
- 080127f0 <UART_EndTransmit_IT>:
- * @param huart pointer to a UART_HandleTypeDef structure that contains
- * the configuration information for the specified UART module.
- * @retval None
- */
- static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
- {
- 80127f0: b580 push {r7, lr}
- 80127f2: b088 sub sp, #32
- 80127f4: af00 add r7, sp, #0
- 80127f6: 6078 str r0, [r7, #4]
- /* Disable the UART Transmit Complete Interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
- 80127f8: 687b ldr r3, [r7, #4]
- 80127fa: 681b ldr r3, [r3, #0]
- 80127fc: 60fb str r3, [r7, #12]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80127fe: 68fb ldr r3, [r7, #12]
- 8012800: e853 3f00 ldrex r3, [r3]
- 8012804: 60bb str r3, [r7, #8]
- return(result);
- 8012806: 68bb ldr r3, [r7, #8]
- 8012808: f023 0340 bic.w r3, r3, #64 @ 0x40
- 801280c: 61fb str r3, [r7, #28]
- 801280e: 687b ldr r3, [r7, #4]
- 8012810: 681b ldr r3, [r3, #0]
- 8012812: 461a mov r2, r3
- 8012814: 69fb ldr r3, [r7, #28]
- 8012816: 61bb str r3, [r7, #24]
- 8012818: 617a str r2, [r7, #20]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801281a: 6979 ldr r1, [r7, #20]
- 801281c: 69ba ldr r2, [r7, #24]
- 801281e: e841 2300 strex r3, r2, [r1]
- 8012822: 613b str r3, [r7, #16]
- return(result);
- 8012824: 693b ldr r3, [r7, #16]
- 8012826: 2b00 cmp r3, #0
- 8012828: d1e6 bne.n 80127f8 <UART_EndTransmit_IT+0x8>
- /* Tx process is ended, restore huart->gState to Ready */
- huart->gState = HAL_UART_STATE_READY;
- 801282a: 687b ldr r3, [r7, #4]
- 801282c: 2220 movs r2, #32
- 801282e: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Cleat TxISR function pointer */
- huart->TxISR = NULL;
- 8012832: 687b ldr r3, [r7, #4]
- 8012834: 2200 movs r2, #0
- 8012836: 679a str r2, [r3, #120] @ 0x78
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Tx complete callback*/
- huart->TxCpltCallback(huart);
- #else
- /*Call legacy weak Tx complete callback*/
- HAL_UART_TxCpltCallback(huart);
- 8012838: 6878 ldr r0, [r7, #4]
- 801283a: f7f1 fd65 bl 8004308 <HAL_UART_TxCpltCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- }
- 801283e: bf00 nop
- 8012840: 3720 adds r7, #32
- 8012842: 46bd mov sp, r7
- 8012844: bd80 pop {r7, pc}
- ...
- 08012848 <UART_RxISR_8BIT>:
- * @brief RX interrupt handler for 7 or 8 bits data word length .
- * @param huart UART handle.
- * @retval None
- */
- static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
- {
- 8012848: b580 push {r7, lr}
- 801284a: b09c sub sp, #112 @ 0x70
- 801284c: af00 add r7, sp, #0
- 801284e: 6078 str r0, [r7, #4]
- uint16_t uhMask = huart->Mask;
- 8012850: 687b ldr r3, [r7, #4]
- 8012852: f8b3 3060 ldrh.w r3, [r3, #96] @ 0x60
- 8012856: f8a7 306e strh.w r3, [r7, #110] @ 0x6e
- uint16_t uhdata;
- /* Check that a Rx process is ongoing */
- if (huart->RxState == HAL_UART_STATE_BUSY_RX)
- 801285a: 687b ldr r3, [r7, #4]
- 801285c: f8d3 308c ldr.w r3, [r3, #140] @ 0x8c
- 8012860: 2b22 cmp r3, #34 @ 0x22
- 8012862: f040 80be bne.w 80129e2 <UART_RxISR_8BIT+0x19a>
- {
- uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
- 8012866: 687b ldr r3, [r7, #4]
- 8012868: 681b ldr r3, [r3, #0]
- 801286a: 6a5b ldr r3, [r3, #36] @ 0x24
- 801286c: f8a7 306c strh.w r3, [r7, #108] @ 0x6c
- *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
- 8012870: f8b7 306c ldrh.w r3, [r7, #108] @ 0x6c
- 8012874: b2d9 uxtb r1, r3
- 8012876: f8b7 306e ldrh.w r3, [r7, #110] @ 0x6e
- 801287a: b2da uxtb r2, r3
- 801287c: 687b ldr r3, [r7, #4]
- 801287e: 6d9b ldr r3, [r3, #88] @ 0x58
- 8012880: 400a ands r2, r1
- 8012882: b2d2 uxtb r2, r2
- 8012884: 701a strb r2, [r3, #0]
- huart->pRxBuffPtr++;
- 8012886: 687b ldr r3, [r7, #4]
- 8012888: 6d9b ldr r3, [r3, #88] @ 0x58
- 801288a: 1c5a adds r2, r3, #1
- 801288c: 687b ldr r3, [r7, #4]
- 801288e: 659a str r2, [r3, #88] @ 0x58
- huart->RxXferCount--;
- 8012890: 687b ldr r3, [r7, #4]
- 8012892: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8012896: b29b uxth r3, r3
- 8012898: 3b01 subs r3, #1
- 801289a: b29a uxth r2, r3
- 801289c: 687b ldr r3, [r7, #4]
- 801289e: f8a3 205e strh.w r2, [r3, #94] @ 0x5e
- if (huart->RxXferCount == 0U)
- 80128a2: 687b ldr r3, [r7, #4]
- 80128a4: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 80128a8: b29b uxth r3, r3
- 80128aa: 2b00 cmp r3, #0
- 80128ac: f040 80a1 bne.w 80129f2 <UART_RxISR_8BIT+0x1aa>
- {
- /* Disable the UART Parity Error Interrupt and RXNE interrupts */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
- 80128b0: 687b ldr r3, [r7, #4]
- 80128b2: 681b ldr r3, [r3, #0]
- 80128b4: 64fb str r3, [r7, #76] @ 0x4c
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80128b6: 6cfb ldr r3, [r7, #76] @ 0x4c
- 80128b8: e853 3f00 ldrex r3, [r3]
- 80128bc: 64bb str r3, [r7, #72] @ 0x48
- return(result);
- 80128be: 6cbb ldr r3, [r7, #72] @ 0x48
- 80128c0: f423 7390 bic.w r3, r3, #288 @ 0x120
- 80128c4: 66bb str r3, [r7, #104] @ 0x68
- 80128c6: 687b ldr r3, [r7, #4]
- 80128c8: 681b ldr r3, [r3, #0]
- 80128ca: 461a mov r2, r3
- 80128cc: 6ebb ldr r3, [r7, #104] @ 0x68
- 80128ce: 65bb str r3, [r7, #88] @ 0x58
- 80128d0: 657a str r2, [r7, #84] @ 0x54
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80128d2: 6d79 ldr r1, [r7, #84] @ 0x54
- 80128d4: 6dba ldr r2, [r7, #88] @ 0x58
- 80128d6: e841 2300 strex r3, r2, [r1]
- 80128da: 653b str r3, [r7, #80] @ 0x50
- return(result);
- 80128dc: 6d3b ldr r3, [r7, #80] @ 0x50
- 80128de: 2b00 cmp r3, #0
- 80128e0: d1e6 bne.n 80128b0 <UART_RxISR_8BIT+0x68>
- /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
- 80128e2: 687b ldr r3, [r7, #4]
- 80128e4: 681b ldr r3, [r3, #0]
- 80128e6: 3308 adds r3, #8
- 80128e8: 63bb str r3, [r7, #56] @ 0x38
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80128ea: 6bbb ldr r3, [r7, #56] @ 0x38
- 80128ec: e853 3f00 ldrex r3, [r3]
- 80128f0: 637b str r3, [r7, #52] @ 0x34
- return(result);
- 80128f2: 6b7b ldr r3, [r7, #52] @ 0x34
- 80128f4: f023 0301 bic.w r3, r3, #1
- 80128f8: 667b str r3, [r7, #100] @ 0x64
- 80128fa: 687b ldr r3, [r7, #4]
- 80128fc: 681b ldr r3, [r3, #0]
- 80128fe: 3308 adds r3, #8
- 8012900: 6e7a ldr r2, [r7, #100] @ 0x64
- 8012902: 647a str r2, [r7, #68] @ 0x44
- 8012904: 643b str r3, [r7, #64] @ 0x40
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012906: 6c39 ldr r1, [r7, #64] @ 0x40
- 8012908: 6c7a ldr r2, [r7, #68] @ 0x44
- 801290a: e841 2300 strex r3, r2, [r1]
- 801290e: 63fb str r3, [r7, #60] @ 0x3c
- return(result);
- 8012910: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8012912: 2b00 cmp r3, #0
- 8012914: d1e5 bne.n 80128e2 <UART_RxISR_8BIT+0x9a>
- /* Rx process is completed, restore huart->RxState to Ready */
- huart->RxState = HAL_UART_STATE_READY;
- 8012916: 687b ldr r3, [r7, #4]
- 8012918: 2220 movs r2, #32
- 801291a: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- /* Clear RxISR function pointer */
- huart->RxISR = NULL;
- 801291e: 687b ldr r3, [r7, #4]
- 8012920: 2200 movs r2, #0
- 8012922: 675a str r2, [r3, #116] @ 0x74
- /* Initialize type of RxEvent to Transfer Complete */
- huart->RxEventType = HAL_UART_RXEVENT_TC;
- 8012924: 687b ldr r3, [r7, #4]
- 8012926: 2200 movs r2, #0
- 8012928: 671a str r2, [r3, #112] @ 0x70
- if (!(IS_LPUART_INSTANCE(huart->Instance)))
- 801292a: 687b ldr r3, [r7, #4]
- 801292c: 681b ldr r3, [r3, #0]
- 801292e: 4a33 ldr r2, [pc, #204] @ (80129fc <UART_RxISR_8BIT+0x1b4>)
- 8012930: 4293 cmp r3, r2
- 8012932: d01f beq.n 8012974 <UART_RxISR_8BIT+0x12c>
- {
- /* Check that USART RTOEN bit is set */
- if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
- 8012934: 687b ldr r3, [r7, #4]
- 8012936: 681b ldr r3, [r3, #0]
- 8012938: 685b ldr r3, [r3, #4]
- 801293a: f403 0300 and.w r3, r3, #8388608 @ 0x800000
- 801293e: 2b00 cmp r3, #0
- 8012940: d018 beq.n 8012974 <UART_RxISR_8BIT+0x12c>
- {
- /* Enable the UART Receiver Timeout Interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
- 8012942: 687b ldr r3, [r7, #4]
- 8012944: 681b ldr r3, [r3, #0]
- 8012946: 627b str r3, [r7, #36] @ 0x24
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012948: 6a7b ldr r3, [r7, #36] @ 0x24
- 801294a: e853 3f00 ldrex r3, [r3]
- 801294e: 623b str r3, [r7, #32]
- return(result);
- 8012950: 6a3b ldr r3, [r7, #32]
- 8012952: f023 6380 bic.w r3, r3, #67108864 @ 0x4000000
- 8012956: 663b str r3, [r7, #96] @ 0x60
- 8012958: 687b ldr r3, [r7, #4]
- 801295a: 681b ldr r3, [r3, #0]
- 801295c: 461a mov r2, r3
- 801295e: 6e3b ldr r3, [r7, #96] @ 0x60
- 8012960: 633b str r3, [r7, #48] @ 0x30
- 8012962: 62fa str r2, [r7, #44] @ 0x2c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012964: 6af9 ldr r1, [r7, #44] @ 0x2c
- 8012966: 6b3a ldr r2, [r7, #48] @ 0x30
- 8012968: e841 2300 strex r3, r2, [r1]
- 801296c: 62bb str r3, [r7, #40] @ 0x28
- return(result);
- 801296e: 6abb ldr r3, [r7, #40] @ 0x28
- 8012970: 2b00 cmp r3, #0
- 8012972: d1e6 bne.n 8012942 <UART_RxISR_8BIT+0xfa>
- }
- }
- /* Check current reception Mode :
- If Reception till IDLE event has been selected : */
- if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
- 8012974: 687b ldr r3, [r7, #4]
- 8012976: 6edb ldr r3, [r3, #108] @ 0x6c
- 8012978: 2b01 cmp r3, #1
- 801297a: d12e bne.n 80129da <UART_RxISR_8BIT+0x192>
- {
- /* Set reception type to Standard */
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 801297c: 687b ldr r3, [r7, #4]
- 801297e: 2200 movs r2, #0
- 8012980: 66da str r2, [r3, #108] @ 0x6c
- /* Disable IDLE interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 8012982: 687b ldr r3, [r7, #4]
- 8012984: 681b ldr r3, [r3, #0]
- 8012986: 613b str r3, [r7, #16]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012988: 693b ldr r3, [r7, #16]
- 801298a: e853 3f00 ldrex r3, [r3]
- 801298e: 60fb str r3, [r7, #12]
- return(result);
- 8012990: 68fb ldr r3, [r7, #12]
- 8012992: f023 0310 bic.w r3, r3, #16
- 8012996: 65fb str r3, [r7, #92] @ 0x5c
- 8012998: 687b ldr r3, [r7, #4]
- 801299a: 681b ldr r3, [r3, #0]
- 801299c: 461a mov r2, r3
- 801299e: 6dfb ldr r3, [r7, #92] @ 0x5c
- 80129a0: 61fb str r3, [r7, #28]
- 80129a2: 61ba str r2, [r7, #24]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80129a4: 69b9 ldr r1, [r7, #24]
- 80129a6: 69fa ldr r2, [r7, #28]
- 80129a8: e841 2300 strex r3, r2, [r1]
- 80129ac: 617b str r3, [r7, #20]
- return(result);
- 80129ae: 697b ldr r3, [r7, #20]
- 80129b0: 2b00 cmp r3, #0
- 80129b2: d1e6 bne.n 8012982 <UART_RxISR_8BIT+0x13a>
- if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
- 80129b4: 687b ldr r3, [r7, #4]
- 80129b6: 681b ldr r3, [r3, #0]
- 80129b8: 69db ldr r3, [r3, #28]
- 80129ba: f003 0310 and.w r3, r3, #16
- 80129be: 2b10 cmp r3, #16
- 80129c0: d103 bne.n 80129ca <UART_RxISR_8BIT+0x182>
- {
- /* Clear IDLE Flag */
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
- 80129c2: 687b ldr r3, [r7, #4]
- 80129c4: 681b ldr r3, [r3, #0]
- 80129c6: 2210 movs r2, #16
- 80129c8: 621a str r2, [r3, #32]
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx Event callback*/
- huart->RxEventCallback(huart, huart->RxXferSize);
- #else
- /*Call legacy weak Rx Event callback*/
- HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
- 80129ca: 687b ldr r3, [r7, #4]
- 80129cc: f8b3 305c ldrh.w r3, [r3, #92] @ 0x5c
- 80129d0: 4619 mov r1, r3
- 80129d2: 6878 ldr r0, [r7, #4]
- 80129d4: f7f1 fc6e bl 80042b4 <HAL_UARTEx_RxEventCallback>
- else
- {
- /* Clear RXNE interrupt flag */
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- }
- }
- 80129d8: e00b b.n 80129f2 <UART_RxISR_8BIT+0x1aa>
- HAL_UART_RxCpltCallback(huart);
- 80129da: 6878 ldr r0, [r7, #4]
- 80129dc: f7f1 fc60 bl 80042a0 <HAL_UART_RxCpltCallback>
- }
- 80129e0: e007 b.n 80129f2 <UART_RxISR_8BIT+0x1aa>
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- 80129e2: 687b ldr r3, [r7, #4]
- 80129e4: 681b ldr r3, [r3, #0]
- 80129e6: 699a ldr r2, [r3, #24]
- 80129e8: 687b ldr r3, [r7, #4]
- 80129ea: 681b ldr r3, [r3, #0]
- 80129ec: f042 0208 orr.w r2, r2, #8
- 80129f0: 619a str r2, [r3, #24]
- }
- 80129f2: bf00 nop
- 80129f4: 3770 adds r7, #112 @ 0x70
- 80129f6: 46bd mov sp, r7
- 80129f8: bd80 pop {r7, pc}
- 80129fa: bf00 nop
- 80129fc: 58000c00 .word 0x58000c00
- 08012a00 <UART_RxISR_16BIT>:
- * interruptions have been enabled by HAL_UART_Receive_IT()
- * @param huart UART handle.
- * @retval None
- */
- static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
- {
- 8012a00: b580 push {r7, lr}
- 8012a02: b09c sub sp, #112 @ 0x70
- 8012a04: af00 add r7, sp, #0
- 8012a06: 6078 str r0, [r7, #4]
- uint16_t *tmp;
- uint16_t uhMask = huart->Mask;
- 8012a08: 687b ldr r3, [r7, #4]
- 8012a0a: f8b3 3060 ldrh.w r3, [r3, #96] @ 0x60
- 8012a0e: f8a7 306e strh.w r3, [r7, #110] @ 0x6e
- uint16_t uhdata;
- /* Check that a Rx process is ongoing */
- if (huart->RxState == HAL_UART_STATE_BUSY_RX)
- 8012a12: 687b ldr r3, [r7, #4]
- 8012a14: f8d3 308c ldr.w r3, [r3, #140] @ 0x8c
- 8012a18: 2b22 cmp r3, #34 @ 0x22
- 8012a1a: f040 80be bne.w 8012b9a <UART_RxISR_16BIT+0x19a>
- {
- uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
- 8012a1e: 687b ldr r3, [r7, #4]
- 8012a20: 681b ldr r3, [r3, #0]
- 8012a22: 6a5b ldr r3, [r3, #36] @ 0x24
- 8012a24: f8a7 306c strh.w r3, [r7, #108] @ 0x6c
- tmp = (uint16_t *) huart->pRxBuffPtr ;
- 8012a28: 687b ldr r3, [r7, #4]
- 8012a2a: 6d9b ldr r3, [r3, #88] @ 0x58
- 8012a2c: 66bb str r3, [r7, #104] @ 0x68
- *tmp = (uint16_t)(uhdata & uhMask);
- 8012a2e: f8b7 206c ldrh.w r2, [r7, #108] @ 0x6c
- 8012a32: f8b7 306e ldrh.w r3, [r7, #110] @ 0x6e
- 8012a36: 4013 ands r3, r2
- 8012a38: b29a uxth r2, r3
- 8012a3a: 6ebb ldr r3, [r7, #104] @ 0x68
- 8012a3c: 801a strh r2, [r3, #0]
- huart->pRxBuffPtr += 2U;
- 8012a3e: 687b ldr r3, [r7, #4]
- 8012a40: 6d9b ldr r3, [r3, #88] @ 0x58
- 8012a42: 1c9a adds r2, r3, #2
- 8012a44: 687b ldr r3, [r7, #4]
- 8012a46: 659a str r2, [r3, #88] @ 0x58
- huart->RxXferCount--;
- 8012a48: 687b ldr r3, [r7, #4]
- 8012a4a: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8012a4e: b29b uxth r3, r3
- 8012a50: 3b01 subs r3, #1
- 8012a52: b29a uxth r2, r3
- 8012a54: 687b ldr r3, [r7, #4]
- 8012a56: f8a3 205e strh.w r2, [r3, #94] @ 0x5e
- if (huart->RxXferCount == 0U)
- 8012a5a: 687b ldr r3, [r7, #4]
- 8012a5c: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8012a60: b29b uxth r3, r3
- 8012a62: 2b00 cmp r3, #0
- 8012a64: f040 80a1 bne.w 8012baa <UART_RxISR_16BIT+0x1aa>
- {
- /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
- 8012a68: 687b ldr r3, [r7, #4]
- 8012a6a: 681b ldr r3, [r3, #0]
- 8012a6c: 64bb str r3, [r7, #72] @ 0x48
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012a6e: 6cbb ldr r3, [r7, #72] @ 0x48
- 8012a70: e853 3f00 ldrex r3, [r3]
- 8012a74: 647b str r3, [r7, #68] @ 0x44
- return(result);
- 8012a76: 6c7b ldr r3, [r7, #68] @ 0x44
- 8012a78: f423 7390 bic.w r3, r3, #288 @ 0x120
- 8012a7c: 667b str r3, [r7, #100] @ 0x64
- 8012a7e: 687b ldr r3, [r7, #4]
- 8012a80: 681b ldr r3, [r3, #0]
- 8012a82: 461a mov r2, r3
- 8012a84: 6e7b ldr r3, [r7, #100] @ 0x64
- 8012a86: 657b str r3, [r7, #84] @ 0x54
- 8012a88: 653a str r2, [r7, #80] @ 0x50
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012a8a: 6d39 ldr r1, [r7, #80] @ 0x50
- 8012a8c: 6d7a ldr r2, [r7, #84] @ 0x54
- 8012a8e: e841 2300 strex r3, r2, [r1]
- 8012a92: 64fb str r3, [r7, #76] @ 0x4c
- return(result);
- 8012a94: 6cfb ldr r3, [r7, #76] @ 0x4c
- 8012a96: 2b00 cmp r3, #0
- 8012a98: d1e6 bne.n 8012a68 <UART_RxISR_16BIT+0x68>
- /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
- 8012a9a: 687b ldr r3, [r7, #4]
- 8012a9c: 681b ldr r3, [r3, #0]
- 8012a9e: 3308 adds r3, #8
- 8012aa0: 637b str r3, [r7, #52] @ 0x34
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012aa2: 6b7b ldr r3, [r7, #52] @ 0x34
- 8012aa4: e853 3f00 ldrex r3, [r3]
- 8012aa8: 633b str r3, [r7, #48] @ 0x30
- return(result);
- 8012aaa: 6b3b ldr r3, [r7, #48] @ 0x30
- 8012aac: f023 0301 bic.w r3, r3, #1
- 8012ab0: 663b str r3, [r7, #96] @ 0x60
- 8012ab2: 687b ldr r3, [r7, #4]
- 8012ab4: 681b ldr r3, [r3, #0]
- 8012ab6: 3308 adds r3, #8
- 8012ab8: 6e3a ldr r2, [r7, #96] @ 0x60
- 8012aba: 643a str r2, [r7, #64] @ 0x40
- 8012abc: 63fb str r3, [r7, #60] @ 0x3c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012abe: 6bf9 ldr r1, [r7, #60] @ 0x3c
- 8012ac0: 6c3a ldr r2, [r7, #64] @ 0x40
- 8012ac2: e841 2300 strex r3, r2, [r1]
- 8012ac6: 63bb str r3, [r7, #56] @ 0x38
- return(result);
- 8012ac8: 6bbb ldr r3, [r7, #56] @ 0x38
- 8012aca: 2b00 cmp r3, #0
- 8012acc: d1e5 bne.n 8012a9a <UART_RxISR_16BIT+0x9a>
- /* Rx process is completed, restore huart->RxState to Ready */
- huart->RxState = HAL_UART_STATE_READY;
- 8012ace: 687b ldr r3, [r7, #4]
- 8012ad0: 2220 movs r2, #32
- 8012ad2: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- /* Clear RxISR function pointer */
- huart->RxISR = NULL;
- 8012ad6: 687b ldr r3, [r7, #4]
- 8012ad8: 2200 movs r2, #0
- 8012ada: 675a str r2, [r3, #116] @ 0x74
- /* Initialize type of RxEvent to Transfer Complete */
- huart->RxEventType = HAL_UART_RXEVENT_TC;
- 8012adc: 687b ldr r3, [r7, #4]
- 8012ade: 2200 movs r2, #0
- 8012ae0: 671a str r2, [r3, #112] @ 0x70
- if (!(IS_LPUART_INSTANCE(huart->Instance)))
- 8012ae2: 687b ldr r3, [r7, #4]
- 8012ae4: 681b ldr r3, [r3, #0]
- 8012ae6: 4a33 ldr r2, [pc, #204] @ (8012bb4 <UART_RxISR_16BIT+0x1b4>)
- 8012ae8: 4293 cmp r3, r2
- 8012aea: d01f beq.n 8012b2c <UART_RxISR_16BIT+0x12c>
- {
- /* Check that USART RTOEN bit is set */
- if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
- 8012aec: 687b ldr r3, [r7, #4]
- 8012aee: 681b ldr r3, [r3, #0]
- 8012af0: 685b ldr r3, [r3, #4]
- 8012af2: f403 0300 and.w r3, r3, #8388608 @ 0x800000
- 8012af6: 2b00 cmp r3, #0
- 8012af8: d018 beq.n 8012b2c <UART_RxISR_16BIT+0x12c>
- {
- /* Enable the UART Receiver Timeout Interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
- 8012afa: 687b ldr r3, [r7, #4]
- 8012afc: 681b ldr r3, [r3, #0]
- 8012afe: 623b str r3, [r7, #32]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012b00: 6a3b ldr r3, [r7, #32]
- 8012b02: e853 3f00 ldrex r3, [r3]
- 8012b06: 61fb str r3, [r7, #28]
- return(result);
- 8012b08: 69fb ldr r3, [r7, #28]
- 8012b0a: f023 6380 bic.w r3, r3, #67108864 @ 0x4000000
- 8012b0e: 65fb str r3, [r7, #92] @ 0x5c
- 8012b10: 687b ldr r3, [r7, #4]
- 8012b12: 681b ldr r3, [r3, #0]
- 8012b14: 461a mov r2, r3
- 8012b16: 6dfb ldr r3, [r7, #92] @ 0x5c
- 8012b18: 62fb str r3, [r7, #44] @ 0x2c
- 8012b1a: 62ba str r2, [r7, #40] @ 0x28
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012b1c: 6ab9 ldr r1, [r7, #40] @ 0x28
- 8012b1e: 6afa ldr r2, [r7, #44] @ 0x2c
- 8012b20: e841 2300 strex r3, r2, [r1]
- 8012b24: 627b str r3, [r7, #36] @ 0x24
- return(result);
- 8012b26: 6a7b ldr r3, [r7, #36] @ 0x24
- 8012b28: 2b00 cmp r3, #0
- 8012b2a: d1e6 bne.n 8012afa <UART_RxISR_16BIT+0xfa>
- }
- }
- /* Check current reception Mode :
- If Reception till IDLE event has been selected : */
- if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
- 8012b2c: 687b ldr r3, [r7, #4]
- 8012b2e: 6edb ldr r3, [r3, #108] @ 0x6c
- 8012b30: 2b01 cmp r3, #1
- 8012b32: d12e bne.n 8012b92 <UART_RxISR_16BIT+0x192>
- {
- /* Set reception type to Standard */
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 8012b34: 687b ldr r3, [r7, #4]
- 8012b36: 2200 movs r2, #0
- 8012b38: 66da str r2, [r3, #108] @ 0x6c
- /* Disable IDLE interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 8012b3a: 687b ldr r3, [r7, #4]
- 8012b3c: 681b ldr r3, [r3, #0]
- 8012b3e: 60fb str r3, [r7, #12]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012b40: 68fb ldr r3, [r7, #12]
- 8012b42: e853 3f00 ldrex r3, [r3]
- 8012b46: 60bb str r3, [r7, #8]
- return(result);
- 8012b48: 68bb ldr r3, [r7, #8]
- 8012b4a: f023 0310 bic.w r3, r3, #16
- 8012b4e: 65bb str r3, [r7, #88] @ 0x58
- 8012b50: 687b ldr r3, [r7, #4]
- 8012b52: 681b ldr r3, [r3, #0]
- 8012b54: 461a mov r2, r3
- 8012b56: 6dbb ldr r3, [r7, #88] @ 0x58
- 8012b58: 61bb str r3, [r7, #24]
- 8012b5a: 617a str r2, [r7, #20]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012b5c: 6979 ldr r1, [r7, #20]
- 8012b5e: 69ba ldr r2, [r7, #24]
- 8012b60: e841 2300 strex r3, r2, [r1]
- 8012b64: 613b str r3, [r7, #16]
- return(result);
- 8012b66: 693b ldr r3, [r7, #16]
- 8012b68: 2b00 cmp r3, #0
- 8012b6a: d1e6 bne.n 8012b3a <UART_RxISR_16BIT+0x13a>
- if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
- 8012b6c: 687b ldr r3, [r7, #4]
- 8012b6e: 681b ldr r3, [r3, #0]
- 8012b70: 69db ldr r3, [r3, #28]
- 8012b72: f003 0310 and.w r3, r3, #16
- 8012b76: 2b10 cmp r3, #16
- 8012b78: d103 bne.n 8012b82 <UART_RxISR_16BIT+0x182>
- {
- /* Clear IDLE Flag */
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
- 8012b7a: 687b ldr r3, [r7, #4]
- 8012b7c: 681b ldr r3, [r3, #0]
- 8012b7e: 2210 movs r2, #16
- 8012b80: 621a str r2, [r3, #32]
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx Event callback*/
- huart->RxEventCallback(huart, huart->RxXferSize);
- #else
- /*Call legacy weak Rx Event callback*/
- HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
- 8012b82: 687b ldr r3, [r7, #4]
- 8012b84: f8b3 305c ldrh.w r3, [r3, #92] @ 0x5c
- 8012b88: 4619 mov r1, r3
- 8012b8a: 6878 ldr r0, [r7, #4]
- 8012b8c: f7f1 fb92 bl 80042b4 <HAL_UARTEx_RxEventCallback>
- else
- {
- /* Clear RXNE interrupt flag */
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- }
- }
- 8012b90: e00b b.n 8012baa <UART_RxISR_16BIT+0x1aa>
- HAL_UART_RxCpltCallback(huart);
- 8012b92: 6878 ldr r0, [r7, #4]
- 8012b94: f7f1 fb84 bl 80042a0 <HAL_UART_RxCpltCallback>
- }
- 8012b98: e007 b.n 8012baa <UART_RxISR_16BIT+0x1aa>
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- 8012b9a: 687b ldr r3, [r7, #4]
- 8012b9c: 681b ldr r3, [r3, #0]
- 8012b9e: 699a ldr r2, [r3, #24]
- 8012ba0: 687b ldr r3, [r7, #4]
- 8012ba2: 681b ldr r3, [r3, #0]
- 8012ba4: f042 0208 orr.w r2, r2, #8
- 8012ba8: 619a str r2, [r3, #24]
- }
- 8012baa: bf00 nop
- 8012bac: 3770 adds r7, #112 @ 0x70
- 8012bae: 46bd mov sp, r7
- 8012bb0: bd80 pop {r7, pc}
- 8012bb2: bf00 nop
- 8012bb4: 58000c00 .word 0x58000c00
- 08012bb8 <UART_RxISR_8BIT_FIFOEN>:
- * interruptions have been enabled by HAL_UART_Receive_IT()
- * @param huart UART handle.
- * @retval None
- */
- static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
- {
- 8012bb8: b580 push {r7, lr}
- 8012bba: b0ac sub sp, #176 @ 0xb0
- 8012bbc: af00 add r7, sp, #0
- 8012bbe: 6078 str r0, [r7, #4]
- uint16_t uhMask = huart->Mask;
- 8012bc0: 687b ldr r3, [r7, #4]
- 8012bc2: f8b3 3060 ldrh.w r3, [r3, #96] @ 0x60
- 8012bc6: f8a7 30aa strh.w r3, [r7, #170] @ 0xaa
- uint16_t uhdata;
- uint16_t nb_rx_data;
- uint16_t rxdatacount;
- uint32_t isrflags = READ_REG(huart->Instance->ISR);
- 8012bca: 687b ldr r3, [r7, #4]
- 8012bcc: 681b ldr r3, [r3, #0]
- 8012bce: 69db ldr r3, [r3, #28]
- 8012bd0: f8c7 30ac str.w r3, [r7, #172] @ 0xac
- uint32_t cr1its = READ_REG(huart->Instance->CR1);
- 8012bd4: 687b ldr r3, [r7, #4]
- 8012bd6: 681b ldr r3, [r3, #0]
- 8012bd8: 681b ldr r3, [r3, #0]
- 8012bda: f8c7 30a4 str.w r3, [r7, #164] @ 0xa4
- uint32_t cr3its = READ_REG(huart->Instance->CR3);
- 8012bde: 687b ldr r3, [r7, #4]
- 8012be0: 681b ldr r3, [r3, #0]
- 8012be2: 689b ldr r3, [r3, #8]
- 8012be4: f8c7 30a0 str.w r3, [r7, #160] @ 0xa0
- /* Check that a Rx process is ongoing */
- if (huart->RxState == HAL_UART_STATE_BUSY_RX)
- 8012be8: 687b ldr r3, [r7, #4]
- 8012bea: f8d3 308c ldr.w r3, [r3, #140] @ 0x8c
- 8012bee: 2b22 cmp r3, #34 @ 0x22
- 8012bf0: f040 8180 bne.w 8012ef4 <UART_RxISR_8BIT_FIFOEN+0x33c>
- {
- nb_rx_data = huart->NbRxDataToProcess;
- 8012bf4: 687b ldr r3, [r7, #4]
- 8012bf6: f8b3 3068 ldrh.w r3, [r3, #104] @ 0x68
- 8012bfa: f8a7 309e strh.w r3, [r7, #158] @ 0x9e
- while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
- 8012bfe: e123 b.n 8012e48 <UART_RxISR_8BIT_FIFOEN+0x290>
- {
- uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
- 8012c00: 687b ldr r3, [r7, #4]
- 8012c02: 681b ldr r3, [r3, #0]
- 8012c04: 6a5b ldr r3, [r3, #36] @ 0x24
- 8012c06: f8a7 309c strh.w r3, [r7, #156] @ 0x9c
- *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
- 8012c0a: f8b7 309c ldrh.w r3, [r7, #156] @ 0x9c
- 8012c0e: b2d9 uxtb r1, r3
- 8012c10: f8b7 30aa ldrh.w r3, [r7, #170] @ 0xaa
- 8012c14: b2da uxtb r2, r3
- 8012c16: 687b ldr r3, [r7, #4]
- 8012c18: 6d9b ldr r3, [r3, #88] @ 0x58
- 8012c1a: 400a ands r2, r1
- 8012c1c: b2d2 uxtb r2, r2
- 8012c1e: 701a strb r2, [r3, #0]
- huart->pRxBuffPtr++;
- 8012c20: 687b ldr r3, [r7, #4]
- 8012c22: 6d9b ldr r3, [r3, #88] @ 0x58
- 8012c24: 1c5a adds r2, r3, #1
- 8012c26: 687b ldr r3, [r7, #4]
- 8012c28: 659a str r2, [r3, #88] @ 0x58
- huart->RxXferCount--;
- 8012c2a: 687b ldr r3, [r7, #4]
- 8012c2c: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8012c30: b29b uxth r3, r3
- 8012c32: 3b01 subs r3, #1
- 8012c34: b29a uxth r2, r3
- 8012c36: 687b ldr r3, [r7, #4]
- 8012c38: f8a3 205e strh.w r2, [r3, #94] @ 0x5e
- isrflags = READ_REG(huart->Instance->ISR);
- 8012c3c: 687b ldr r3, [r7, #4]
- 8012c3e: 681b ldr r3, [r3, #0]
- 8012c40: 69db ldr r3, [r3, #28]
- 8012c42: f8c7 30ac str.w r3, [r7, #172] @ 0xac
- /* If some non blocking errors occurred */
- if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
- 8012c46: f8d7 30ac ldr.w r3, [r7, #172] @ 0xac
- 8012c4a: f003 0307 and.w r3, r3, #7
- 8012c4e: 2b00 cmp r3, #0
- 8012c50: d053 beq.n 8012cfa <UART_RxISR_8BIT_FIFOEN+0x142>
- {
- /* UART parity error interrupt occurred -------------------------------------*/
- if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
- 8012c52: f8d7 30ac ldr.w r3, [r7, #172] @ 0xac
- 8012c56: f003 0301 and.w r3, r3, #1
- 8012c5a: 2b00 cmp r3, #0
- 8012c5c: d011 beq.n 8012c82 <UART_RxISR_8BIT_FIFOEN+0xca>
- 8012c5e: f8d7 30a4 ldr.w r3, [r7, #164] @ 0xa4
- 8012c62: f403 7380 and.w r3, r3, #256 @ 0x100
- 8012c66: 2b00 cmp r3, #0
- 8012c68: d00b beq.n 8012c82 <UART_RxISR_8BIT_FIFOEN+0xca>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
- 8012c6a: 687b ldr r3, [r7, #4]
- 8012c6c: 681b ldr r3, [r3, #0]
- 8012c6e: 2201 movs r2, #1
- 8012c70: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_PE;
- 8012c72: 687b ldr r3, [r7, #4]
- 8012c74: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8012c78: f043 0201 orr.w r2, r3, #1
- 8012c7c: 687b ldr r3, [r7, #4]
- 8012c7e: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART frame error interrupt occurred --------------------------------------*/
- if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
- 8012c82: f8d7 30ac ldr.w r3, [r7, #172] @ 0xac
- 8012c86: f003 0302 and.w r3, r3, #2
- 8012c8a: 2b00 cmp r3, #0
- 8012c8c: d011 beq.n 8012cb2 <UART_RxISR_8BIT_FIFOEN+0xfa>
- 8012c8e: f8d7 30a0 ldr.w r3, [r7, #160] @ 0xa0
- 8012c92: f003 0301 and.w r3, r3, #1
- 8012c96: 2b00 cmp r3, #0
- 8012c98: d00b beq.n 8012cb2 <UART_RxISR_8BIT_FIFOEN+0xfa>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
- 8012c9a: 687b ldr r3, [r7, #4]
- 8012c9c: 681b ldr r3, [r3, #0]
- 8012c9e: 2202 movs r2, #2
- 8012ca0: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_FE;
- 8012ca2: 687b ldr r3, [r7, #4]
- 8012ca4: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8012ca8: f043 0204 orr.w r2, r3, #4
- 8012cac: 687b ldr r3, [r7, #4]
- 8012cae: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART noise error interrupt occurred --------------------------------------*/
- if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
- 8012cb2: f8d7 30ac ldr.w r3, [r7, #172] @ 0xac
- 8012cb6: f003 0304 and.w r3, r3, #4
- 8012cba: 2b00 cmp r3, #0
- 8012cbc: d011 beq.n 8012ce2 <UART_RxISR_8BIT_FIFOEN+0x12a>
- 8012cbe: f8d7 30a0 ldr.w r3, [r7, #160] @ 0xa0
- 8012cc2: f003 0301 and.w r3, r3, #1
- 8012cc6: 2b00 cmp r3, #0
- 8012cc8: d00b beq.n 8012ce2 <UART_RxISR_8BIT_FIFOEN+0x12a>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
- 8012cca: 687b ldr r3, [r7, #4]
- 8012ccc: 681b ldr r3, [r3, #0]
- 8012cce: 2204 movs r2, #4
- 8012cd0: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_NE;
- 8012cd2: 687b ldr r3, [r7, #4]
- 8012cd4: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8012cd8: f043 0202 orr.w r2, r3, #2
- 8012cdc: 687b ldr r3, [r7, #4]
- 8012cde: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* Call UART Error Call back function if need be ----------------------------*/
- if (huart->ErrorCode != HAL_UART_ERROR_NONE)
- 8012ce2: 687b ldr r3, [r7, #4]
- 8012ce4: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8012ce8: 2b00 cmp r3, #0
- 8012cea: d006 beq.n 8012cfa <UART_RxISR_8BIT_FIFOEN+0x142>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered error callback*/
- huart->ErrorCallback(huart);
- #else
- /*Call legacy weak error callback*/
- HAL_UART_ErrorCallback(huart);
- 8012cec: 6878 ldr r0, [r7, #4]
- 8012cee: f7fe fb13 bl 8011318 <HAL_UART_ErrorCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- huart->ErrorCode = HAL_UART_ERROR_NONE;
- 8012cf2: 687b ldr r3, [r7, #4]
- 8012cf4: 2200 movs r2, #0
- 8012cf6: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- }
- if (huart->RxXferCount == 0U)
- 8012cfa: 687b ldr r3, [r7, #4]
- 8012cfc: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8012d00: b29b uxth r3, r3
- 8012d02: 2b00 cmp r3, #0
- 8012d04: f040 80a0 bne.w 8012e48 <UART_RxISR_8BIT_FIFOEN+0x290>
- {
- /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
- 8012d08: 687b ldr r3, [r7, #4]
- 8012d0a: 681b ldr r3, [r3, #0]
- 8012d0c: 673b str r3, [r7, #112] @ 0x70
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012d0e: 6f3b ldr r3, [r7, #112] @ 0x70
- 8012d10: e853 3f00 ldrex r3, [r3]
- 8012d14: 66fb str r3, [r7, #108] @ 0x6c
- return(result);
- 8012d16: 6efb ldr r3, [r7, #108] @ 0x6c
- 8012d18: f423 7380 bic.w r3, r3, #256 @ 0x100
- 8012d1c: f8c7 3098 str.w r3, [r7, #152] @ 0x98
- 8012d20: 687b ldr r3, [r7, #4]
- 8012d22: 681b ldr r3, [r3, #0]
- 8012d24: 461a mov r2, r3
- 8012d26: f8d7 3098 ldr.w r3, [r7, #152] @ 0x98
- 8012d2a: 67fb str r3, [r7, #124] @ 0x7c
- 8012d2c: 67ba str r2, [r7, #120] @ 0x78
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012d2e: 6fb9 ldr r1, [r7, #120] @ 0x78
- 8012d30: 6ffa ldr r2, [r7, #124] @ 0x7c
- 8012d32: e841 2300 strex r3, r2, [r1]
- 8012d36: 677b str r3, [r7, #116] @ 0x74
- return(result);
- 8012d38: 6f7b ldr r3, [r7, #116] @ 0x74
- 8012d3a: 2b00 cmp r3, #0
- 8012d3c: d1e4 bne.n 8012d08 <UART_RxISR_8BIT_FIFOEN+0x150>
- /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
- and RX FIFO Threshold interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
- 8012d3e: 687b ldr r3, [r7, #4]
- 8012d40: 681b ldr r3, [r3, #0]
- 8012d42: 3308 adds r3, #8
- 8012d44: 65fb str r3, [r7, #92] @ 0x5c
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012d46: 6dfb ldr r3, [r7, #92] @ 0x5c
- 8012d48: e853 3f00 ldrex r3, [r3]
- 8012d4c: 65bb str r3, [r7, #88] @ 0x58
- return(result);
- 8012d4e: 6dba ldr r2, [r7, #88] @ 0x58
- 8012d50: 4b6e ldr r3, [pc, #440] @ (8012f0c <UART_RxISR_8BIT_FIFOEN+0x354>)
- 8012d52: 4013 ands r3, r2
- 8012d54: f8c7 3094 str.w r3, [r7, #148] @ 0x94
- 8012d58: 687b ldr r3, [r7, #4]
- 8012d5a: 681b ldr r3, [r3, #0]
- 8012d5c: 3308 adds r3, #8
- 8012d5e: f8d7 2094 ldr.w r2, [r7, #148] @ 0x94
- 8012d62: 66ba str r2, [r7, #104] @ 0x68
- 8012d64: 667b str r3, [r7, #100] @ 0x64
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012d66: 6e79 ldr r1, [r7, #100] @ 0x64
- 8012d68: 6eba ldr r2, [r7, #104] @ 0x68
- 8012d6a: e841 2300 strex r3, r2, [r1]
- 8012d6e: 663b str r3, [r7, #96] @ 0x60
- return(result);
- 8012d70: 6e3b ldr r3, [r7, #96] @ 0x60
- 8012d72: 2b00 cmp r3, #0
- 8012d74: d1e3 bne.n 8012d3e <UART_RxISR_8BIT_FIFOEN+0x186>
- /* Rx process is completed, restore huart->RxState to Ready */
- huart->RxState = HAL_UART_STATE_READY;
- 8012d76: 687b ldr r3, [r7, #4]
- 8012d78: 2220 movs r2, #32
- 8012d7a: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- /* Clear RxISR function pointer */
- huart->RxISR = NULL;
- 8012d7e: 687b ldr r3, [r7, #4]
- 8012d80: 2200 movs r2, #0
- 8012d82: 675a str r2, [r3, #116] @ 0x74
- /* Initialize type of RxEvent to Transfer Complete */
- huart->RxEventType = HAL_UART_RXEVENT_TC;
- 8012d84: 687b ldr r3, [r7, #4]
- 8012d86: 2200 movs r2, #0
- 8012d88: 671a str r2, [r3, #112] @ 0x70
- if (!(IS_LPUART_INSTANCE(huart->Instance)))
- 8012d8a: 687b ldr r3, [r7, #4]
- 8012d8c: 681b ldr r3, [r3, #0]
- 8012d8e: 4a60 ldr r2, [pc, #384] @ (8012f10 <UART_RxISR_8BIT_FIFOEN+0x358>)
- 8012d90: 4293 cmp r3, r2
- 8012d92: d021 beq.n 8012dd8 <UART_RxISR_8BIT_FIFOEN+0x220>
- {
- /* Check that USART RTOEN bit is set */
- if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
- 8012d94: 687b ldr r3, [r7, #4]
- 8012d96: 681b ldr r3, [r3, #0]
- 8012d98: 685b ldr r3, [r3, #4]
- 8012d9a: f403 0300 and.w r3, r3, #8388608 @ 0x800000
- 8012d9e: 2b00 cmp r3, #0
- 8012da0: d01a beq.n 8012dd8 <UART_RxISR_8BIT_FIFOEN+0x220>
- {
- /* Enable the UART Receiver Timeout Interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
- 8012da2: 687b ldr r3, [r7, #4]
- 8012da4: 681b ldr r3, [r3, #0]
- 8012da6: 64bb str r3, [r7, #72] @ 0x48
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012da8: 6cbb ldr r3, [r7, #72] @ 0x48
- 8012daa: e853 3f00 ldrex r3, [r3]
- 8012dae: 647b str r3, [r7, #68] @ 0x44
- return(result);
- 8012db0: 6c7b ldr r3, [r7, #68] @ 0x44
- 8012db2: f023 6380 bic.w r3, r3, #67108864 @ 0x4000000
- 8012db6: f8c7 3090 str.w r3, [r7, #144] @ 0x90
- 8012dba: 687b ldr r3, [r7, #4]
- 8012dbc: 681b ldr r3, [r3, #0]
- 8012dbe: 461a mov r2, r3
- 8012dc0: f8d7 3090 ldr.w r3, [r7, #144] @ 0x90
- 8012dc4: 657b str r3, [r7, #84] @ 0x54
- 8012dc6: 653a str r2, [r7, #80] @ 0x50
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012dc8: 6d39 ldr r1, [r7, #80] @ 0x50
- 8012dca: 6d7a ldr r2, [r7, #84] @ 0x54
- 8012dcc: e841 2300 strex r3, r2, [r1]
- 8012dd0: 64fb str r3, [r7, #76] @ 0x4c
- return(result);
- 8012dd2: 6cfb ldr r3, [r7, #76] @ 0x4c
- 8012dd4: 2b00 cmp r3, #0
- 8012dd6: d1e4 bne.n 8012da2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
- }
- }
- /* Check current reception Mode :
- If Reception till IDLE event has been selected : */
- if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
- 8012dd8: 687b ldr r3, [r7, #4]
- 8012dda: 6edb ldr r3, [r3, #108] @ 0x6c
- 8012ddc: 2b01 cmp r3, #1
- 8012dde: d130 bne.n 8012e42 <UART_RxISR_8BIT_FIFOEN+0x28a>
- {
- /* Set reception type to Standard */
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 8012de0: 687b ldr r3, [r7, #4]
- 8012de2: 2200 movs r2, #0
- 8012de4: 66da str r2, [r3, #108] @ 0x6c
- /* Disable IDLE interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 8012de6: 687b ldr r3, [r7, #4]
- 8012de8: 681b ldr r3, [r3, #0]
- 8012dea: 637b str r3, [r7, #52] @ 0x34
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012dec: 6b7b ldr r3, [r7, #52] @ 0x34
- 8012dee: e853 3f00 ldrex r3, [r3]
- 8012df2: 633b str r3, [r7, #48] @ 0x30
- return(result);
- 8012df4: 6b3b ldr r3, [r7, #48] @ 0x30
- 8012df6: f023 0310 bic.w r3, r3, #16
- 8012dfa: f8c7 308c str.w r3, [r7, #140] @ 0x8c
- 8012dfe: 687b ldr r3, [r7, #4]
- 8012e00: 681b ldr r3, [r3, #0]
- 8012e02: 461a mov r2, r3
- 8012e04: f8d7 308c ldr.w r3, [r7, #140] @ 0x8c
- 8012e08: 643b str r3, [r7, #64] @ 0x40
- 8012e0a: 63fa str r2, [r7, #60] @ 0x3c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012e0c: 6bf9 ldr r1, [r7, #60] @ 0x3c
- 8012e0e: 6c3a ldr r2, [r7, #64] @ 0x40
- 8012e10: e841 2300 strex r3, r2, [r1]
- 8012e14: 63bb str r3, [r7, #56] @ 0x38
- return(result);
- 8012e16: 6bbb ldr r3, [r7, #56] @ 0x38
- 8012e18: 2b00 cmp r3, #0
- 8012e1a: d1e4 bne.n 8012de6 <UART_RxISR_8BIT_FIFOEN+0x22e>
- if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
- 8012e1c: 687b ldr r3, [r7, #4]
- 8012e1e: 681b ldr r3, [r3, #0]
- 8012e20: 69db ldr r3, [r3, #28]
- 8012e22: f003 0310 and.w r3, r3, #16
- 8012e26: 2b10 cmp r3, #16
- 8012e28: d103 bne.n 8012e32 <UART_RxISR_8BIT_FIFOEN+0x27a>
- {
- /* Clear IDLE Flag */
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
- 8012e2a: 687b ldr r3, [r7, #4]
- 8012e2c: 681b ldr r3, [r3, #0]
- 8012e2e: 2210 movs r2, #16
- 8012e30: 621a str r2, [r3, #32]
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx Event callback*/
- huart->RxEventCallback(huart, huart->RxXferSize);
- #else
- /*Call legacy weak Rx Event callback*/
- HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
- 8012e32: 687b ldr r3, [r7, #4]
- 8012e34: f8b3 305c ldrh.w r3, [r3, #92] @ 0x5c
- 8012e38: 4619 mov r1, r3
- 8012e3a: 6878 ldr r0, [r7, #4]
- 8012e3c: f7f1 fa3a bl 80042b4 <HAL_UARTEx_RxEventCallback>
- 8012e40: e002 b.n 8012e48 <UART_RxISR_8BIT_FIFOEN+0x290>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx complete callback*/
- huart->RxCpltCallback(huart);
- #else
- /*Call legacy weak Rx complete callback*/
- HAL_UART_RxCpltCallback(huart);
- 8012e42: 6878 ldr r0, [r7, #4]
- 8012e44: f7f1 fa2c bl 80042a0 <HAL_UART_RxCpltCallback>
- while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
- 8012e48: f8b7 309e ldrh.w r3, [r7, #158] @ 0x9e
- 8012e4c: 2b00 cmp r3, #0
- 8012e4e: d006 beq.n 8012e5e <UART_RxISR_8BIT_FIFOEN+0x2a6>
- 8012e50: f8d7 30ac ldr.w r3, [r7, #172] @ 0xac
- 8012e54: f003 0320 and.w r3, r3, #32
- 8012e58: 2b00 cmp r3, #0
- 8012e5a: f47f aed1 bne.w 8012c00 <UART_RxISR_8BIT_FIFOEN+0x48>
- /* When remaining number of bytes to receive is less than the RX FIFO
- threshold, next incoming frames are processed as if FIFO mode was
- disabled (i.e. one interrupt per received frame).
- */
- rxdatacount = huart->RxXferCount;
- 8012e5e: 687b ldr r3, [r7, #4]
- 8012e60: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8012e64: f8a7 308a strh.w r3, [r7, #138] @ 0x8a
- if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
- 8012e68: f8b7 308a ldrh.w r3, [r7, #138] @ 0x8a
- 8012e6c: 2b00 cmp r3, #0
- 8012e6e: d049 beq.n 8012f04 <UART_RxISR_8BIT_FIFOEN+0x34c>
- 8012e70: 687b ldr r3, [r7, #4]
- 8012e72: f8b3 3068 ldrh.w r3, [r3, #104] @ 0x68
- 8012e76: f8b7 208a ldrh.w r2, [r7, #138] @ 0x8a
- 8012e7a: 429a cmp r2, r3
- 8012e7c: d242 bcs.n 8012f04 <UART_RxISR_8BIT_FIFOEN+0x34c>
- {
- /* Disable the UART RXFT interrupt*/
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
- 8012e7e: 687b ldr r3, [r7, #4]
- 8012e80: 681b ldr r3, [r3, #0]
- 8012e82: 3308 adds r3, #8
- 8012e84: 623b str r3, [r7, #32]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012e86: 6a3b ldr r3, [r7, #32]
- 8012e88: e853 3f00 ldrex r3, [r3]
- 8012e8c: 61fb str r3, [r7, #28]
- return(result);
- 8012e8e: 69fb ldr r3, [r7, #28]
- 8012e90: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000
- 8012e94: f8c7 3084 str.w r3, [r7, #132] @ 0x84
- 8012e98: 687b ldr r3, [r7, #4]
- 8012e9a: 681b ldr r3, [r3, #0]
- 8012e9c: 3308 adds r3, #8
- 8012e9e: f8d7 2084 ldr.w r2, [r7, #132] @ 0x84
- 8012ea2: 62fa str r2, [r7, #44] @ 0x2c
- 8012ea4: 62bb str r3, [r7, #40] @ 0x28
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012ea6: 6ab9 ldr r1, [r7, #40] @ 0x28
- 8012ea8: 6afa ldr r2, [r7, #44] @ 0x2c
- 8012eaa: e841 2300 strex r3, r2, [r1]
- 8012eae: 627b str r3, [r7, #36] @ 0x24
- return(result);
- 8012eb0: 6a7b ldr r3, [r7, #36] @ 0x24
- 8012eb2: 2b00 cmp r3, #0
- 8012eb4: d1e3 bne.n 8012e7e <UART_RxISR_8BIT_FIFOEN+0x2c6>
- /* Update the RxISR function pointer */
- huart->RxISR = UART_RxISR_8BIT;
- 8012eb6: 687b ldr r3, [r7, #4]
- 8012eb8: 4a16 ldr r2, [pc, #88] @ (8012f14 <UART_RxISR_8BIT_FIFOEN+0x35c>)
- 8012eba: 675a str r2, [r3, #116] @ 0x74
- /* Enable the UART Data Register Not Empty interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
- 8012ebc: 687b ldr r3, [r7, #4]
- 8012ebe: 681b ldr r3, [r3, #0]
- 8012ec0: 60fb str r3, [r7, #12]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8012ec2: 68fb ldr r3, [r7, #12]
- 8012ec4: e853 3f00 ldrex r3, [r3]
- 8012ec8: 60bb str r3, [r7, #8]
- return(result);
- 8012eca: 68bb ldr r3, [r7, #8]
- 8012ecc: f043 0320 orr.w r3, r3, #32
- 8012ed0: f8c7 3080 str.w r3, [r7, #128] @ 0x80
- 8012ed4: 687b ldr r3, [r7, #4]
- 8012ed6: 681b ldr r3, [r3, #0]
- 8012ed8: 461a mov r2, r3
- 8012eda: f8d7 3080 ldr.w r3, [r7, #128] @ 0x80
- 8012ede: 61bb str r3, [r7, #24]
- 8012ee0: 617a str r2, [r7, #20]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8012ee2: 6979 ldr r1, [r7, #20]
- 8012ee4: 69ba ldr r2, [r7, #24]
- 8012ee6: e841 2300 strex r3, r2, [r1]
- 8012eea: 613b str r3, [r7, #16]
- return(result);
- 8012eec: 693b ldr r3, [r7, #16]
- 8012eee: 2b00 cmp r3, #0
- 8012ef0: d1e4 bne.n 8012ebc <UART_RxISR_8BIT_FIFOEN+0x304>
- else
- {
- /* Clear RXNE interrupt flag */
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- }
- }
- 8012ef2: e007 b.n 8012f04 <UART_RxISR_8BIT_FIFOEN+0x34c>
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- 8012ef4: 687b ldr r3, [r7, #4]
- 8012ef6: 681b ldr r3, [r3, #0]
- 8012ef8: 699a ldr r2, [r3, #24]
- 8012efa: 687b ldr r3, [r7, #4]
- 8012efc: 681b ldr r3, [r3, #0]
- 8012efe: f042 0208 orr.w r2, r2, #8
- 8012f02: 619a str r2, [r3, #24]
- }
- 8012f04: bf00 nop
- 8012f06: 37b0 adds r7, #176 @ 0xb0
- 8012f08: 46bd mov sp, r7
- 8012f0a: bd80 pop {r7, pc}
- 8012f0c: effffffe .word 0xeffffffe
- 8012f10: 58000c00 .word 0x58000c00
- 8012f14: 08012849 .word 0x08012849
- 08012f18 <UART_RxISR_16BIT_FIFOEN>:
- * interruptions have been enabled by HAL_UART_Receive_IT()
- * @param huart UART handle.
- * @retval None
- */
- static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
- {
- 8012f18: b580 push {r7, lr}
- 8012f1a: b0ae sub sp, #184 @ 0xb8
- 8012f1c: af00 add r7, sp, #0
- 8012f1e: 6078 str r0, [r7, #4]
- uint16_t *tmp;
- uint16_t uhMask = huart->Mask;
- 8012f20: 687b ldr r3, [r7, #4]
- 8012f22: f8b3 3060 ldrh.w r3, [r3, #96] @ 0x60
- 8012f26: f8a7 30b2 strh.w r3, [r7, #178] @ 0xb2
- uint16_t uhdata;
- uint16_t nb_rx_data;
- uint16_t rxdatacount;
- uint32_t isrflags = READ_REG(huart->Instance->ISR);
- 8012f2a: 687b ldr r3, [r7, #4]
- 8012f2c: 681b ldr r3, [r3, #0]
- 8012f2e: 69db ldr r3, [r3, #28]
- 8012f30: f8c7 30b4 str.w r3, [r7, #180] @ 0xb4
- uint32_t cr1its = READ_REG(huart->Instance->CR1);
- 8012f34: 687b ldr r3, [r7, #4]
- 8012f36: 681b ldr r3, [r3, #0]
- 8012f38: 681b ldr r3, [r3, #0]
- 8012f3a: f8c7 30ac str.w r3, [r7, #172] @ 0xac
- uint32_t cr3its = READ_REG(huart->Instance->CR3);
- 8012f3e: 687b ldr r3, [r7, #4]
- 8012f40: 681b ldr r3, [r3, #0]
- 8012f42: 689b ldr r3, [r3, #8]
- 8012f44: f8c7 30a8 str.w r3, [r7, #168] @ 0xa8
- /* Check that a Rx process is ongoing */
- if (huart->RxState == HAL_UART_STATE_BUSY_RX)
- 8012f48: 687b ldr r3, [r7, #4]
- 8012f4a: f8d3 308c ldr.w r3, [r3, #140] @ 0x8c
- 8012f4e: 2b22 cmp r3, #34 @ 0x22
- 8012f50: f040 8184 bne.w 801325c <UART_RxISR_16BIT_FIFOEN+0x344>
- {
- nb_rx_data = huart->NbRxDataToProcess;
- 8012f54: 687b ldr r3, [r7, #4]
- 8012f56: f8b3 3068 ldrh.w r3, [r3, #104] @ 0x68
- 8012f5a: f8a7 30a6 strh.w r3, [r7, #166] @ 0xa6
- while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
- 8012f5e: e127 b.n 80131b0 <UART_RxISR_16BIT_FIFOEN+0x298>
- {
- uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
- 8012f60: 687b ldr r3, [r7, #4]
- 8012f62: 681b ldr r3, [r3, #0]
- 8012f64: 6a5b ldr r3, [r3, #36] @ 0x24
- 8012f66: f8a7 30a4 strh.w r3, [r7, #164] @ 0xa4
- tmp = (uint16_t *) huart->pRxBuffPtr ;
- 8012f6a: 687b ldr r3, [r7, #4]
- 8012f6c: 6d9b ldr r3, [r3, #88] @ 0x58
- 8012f6e: f8c7 30a0 str.w r3, [r7, #160] @ 0xa0
- *tmp = (uint16_t)(uhdata & uhMask);
- 8012f72: f8b7 20a4 ldrh.w r2, [r7, #164] @ 0xa4
- 8012f76: f8b7 30b2 ldrh.w r3, [r7, #178] @ 0xb2
- 8012f7a: 4013 ands r3, r2
- 8012f7c: b29a uxth r2, r3
- 8012f7e: f8d7 30a0 ldr.w r3, [r7, #160] @ 0xa0
- 8012f82: 801a strh r2, [r3, #0]
- huart->pRxBuffPtr += 2U;
- 8012f84: 687b ldr r3, [r7, #4]
- 8012f86: 6d9b ldr r3, [r3, #88] @ 0x58
- 8012f88: 1c9a adds r2, r3, #2
- 8012f8a: 687b ldr r3, [r7, #4]
- 8012f8c: 659a str r2, [r3, #88] @ 0x58
- huart->RxXferCount--;
- 8012f8e: 687b ldr r3, [r7, #4]
- 8012f90: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8012f94: b29b uxth r3, r3
- 8012f96: 3b01 subs r3, #1
- 8012f98: b29a uxth r2, r3
- 8012f9a: 687b ldr r3, [r7, #4]
- 8012f9c: f8a3 205e strh.w r2, [r3, #94] @ 0x5e
- isrflags = READ_REG(huart->Instance->ISR);
- 8012fa0: 687b ldr r3, [r7, #4]
- 8012fa2: 681b ldr r3, [r3, #0]
- 8012fa4: 69db ldr r3, [r3, #28]
- 8012fa6: f8c7 30b4 str.w r3, [r7, #180] @ 0xb4
- /* If some non blocking errors occurred */
- if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
- 8012faa: f8d7 30b4 ldr.w r3, [r7, #180] @ 0xb4
- 8012fae: f003 0307 and.w r3, r3, #7
- 8012fb2: 2b00 cmp r3, #0
- 8012fb4: d053 beq.n 801305e <UART_RxISR_16BIT_FIFOEN+0x146>
- {
- /* UART parity error interrupt occurred -------------------------------------*/
- if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
- 8012fb6: f8d7 30b4 ldr.w r3, [r7, #180] @ 0xb4
- 8012fba: f003 0301 and.w r3, r3, #1
- 8012fbe: 2b00 cmp r3, #0
- 8012fc0: d011 beq.n 8012fe6 <UART_RxISR_16BIT_FIFOEN+0xce>
- 8012fc2: f8d7 30ac ldr.w r3, [r7, #172] @ 0xac
- 8012fc6: f403 7380 and.w r3, r3, #256 @ 0x100
- 8012fca: 2b00 cmp r3, #0
- 8012fcc: d00b beq.n 8012fe6 <UART_RxISR_16BIT_FIFOEN+0xce>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
- 8012fce: 687b ldr r3, [r7, #4]
- 8012fd0: 681b ldr r3, [r3, #0]
- 8012fd2: 2201 movs r2, #1
- 8012fd4: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_PE;
- 8012fd6: 687b ldr r3, [r7, #4]
- 8012fd8: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 8012fdc: f043 0201 orr.w r2, r3, #1
- 8012fe0: 687b ldr r3, [r7, #4]
- 8012fe2: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART frame error interrupt occurred --------------------------------------*/
- if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
- 8012fe6: f8d7 30b4 ldr.w r3, [r7, #180] @ 0xb4
- 8012fea: f003 0302 and.w r3, r3, #2
- 8012fee: 2b00 cmp r3, #0
- 8012ff0: d011 beq.n 8013016 <UART_RxISR_16BIT_FIFOEN+0xfe>
- 8012ff2: f8d7 30a8 ldr.w r3, [r7, #168] @ 0xa8
- 8012ff6: f003 0301 and.w r3, r3, #1
- 8012ffa: 2b00 cmp r3, #0
- 8012ffc: d00b beq.n 8013016 <UART_RxISR_16BIT_FIFOEN+0xfe>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
- 8012ffe: 687b ldr r3, [r7, #4]
- 8013000: 681b ldr r3, [r3, #0]
- 8013002: 2202 movs r2, #2
- 8013004: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_FE;
- 8013006: 687b ldr r3, [r7, #4]
- 8013008: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 801300c: f043 0204 orr.w r2, r3, #4
- 8013010: 687b ldr r3, [r7, #4]
- 8013012: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* UART noise error interrupt occurred --------------------------------------*/
- if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
- 8013016: f8d7 30b4 ldr.w r3, [r7, #180] @ 0xb4
- 801301a: f003 0304 and.w r3, r3, #4
- 801301e: 2b00 cmp r3, #0
- 8013020: d011 beq.n 8013046 <UART_RxISR_16BIT_FIFOEN+0x12e>
- 8013022: f8d7 30a8 ldr.w r3, [r7, #168] @ 0xa8
- 8013026: f003 0301 and.w r3, r3, #1
- 801302a: 2b00 cmp r3, #0
- 801302c: d00b beq.n 8013046 <UART_RxISR_16BIT_FIFOEN+0x12e>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
- 801302e: 687b ldr r3, [r7, #4]
- 8013030: 681b ldr r3, [r3, #0]
- 8013032: 2204 movs r2, #4
- 8013034: 621a str r2, [r3, #32]
- huart->ErrorCode |= HAL_UART_ERROR_NE;
- 8013036: 687b ldr r3, [r7, #4]
- 8013038: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 801303c: f043 0202 orr.w r2, r3, #2
- 8013040: 687b ldr r3, [r7, #4]
- 8013042: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- /* Call UART Error Call back function if need be ----------------------------*/
- if (huart->ErrorCode != HAL_UART_ERROR_NONE)
- 8013046: 687b ldr r3, [r7, #4]
- 8013048: f8d3 3090 ldr.w r3, [r3, #144] @ 0x90
- 801304c: 2b00 cmp r3, #0
- 801304e: d006 beq.n 801305e <UART_RxISR_16BIT_FIFOEN+0x146>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered error callback*/
- huart->ErrorCallback(huart);
- #else
- /*Call legacy weak error callback*/
- HAL_UART_ErrorCallback(huart);
- 8013050: 6878 ldr r0, [r7, #4]
- 8013052: f7fe f961 bl 8011318 <HAL_UART_ErrorCallback>
- #endif /* USE_HAL_UART_REGISTER_CALLBACKS */
- huart->ErrorCode = HAL_UART_ERROR_NONE;
- 8013056: 687b ldr r3, [r7, #4]
- 8013058: 2200 movs r2, #0
- 801305a: f8c3 2090 str.w r2, [r3, #144] @ 0x90
- }
- }
- if (huart->RxXferCount == 0U)
- 801305e: 687b ldr r3, [r7, #4]
- 8013060: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 8013064: b29b uxth r3, r3
- 8013066: 2b00 cmp r3, #0
- 8013068: f040 80a2 bne.w 80131b0 <UART_RxISR_16BIT_FIFOEN+0x298>
- {
- /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
- 801306c: 687b ldr r3, [r7, #4]
- 801306e: 681b ldr r3, [r3, #0]
- 8013070: 677b str r3, [r7, #116] @ 0x74
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8013072: 6f7b ldr r3, [r7, #116] @ 0x74
- 8013074: e853 3f00 ldrex r3, [r3]
- 8013078: 673b str r3, [r7, #112] @ 0x70
- return(result);
- 801307a: 6f3b ldr r3, [r7, #112] @ 0x70
- 801307c: f423 7380 bic.w r3, r3, #256 @ 0x100
- 8013080: f8c7 309c str.w r3, [r7, #156] @ 0x9c
- 8013084: 687b ldr r3, [r7, #4]
- 8013086: 681b ldr r3, [r3, #0]
- 8013088: 461a mov r2, r3
- 801308a: f8d7 309c ldr.w r3, [r7, #156] @ 0x9c
- 801308e: f8c7 3080 str.w r3, [r7, #128] @ 0x80
- 8013092: 67fa str r2, [r7, #124] @ 0x7c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8013094: 6ff9 ldr r1, [r7, #124] @ 0x7c
- 8013096: f8d7 2080 ldr.w r2, [r7, #128] @ 0x80
- 801309a: e841 2300 strex r3, r2, [r1]
- 801309e: 67bb str r3, [r7, #120] @ 0x78
- return(result);
- 80130a0: 6fbb ldr r3, [r7, #120] @ 0x78
- 80130a2: 2b00 cmp r3, #0
- 80130a4: d1e2 bne.n 801306c <UART_RxISR_16BIT_FIFOEN+0x154>
- /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
- and RX FIFO Threshold interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
- 80130a6: 687b ldr r3, [r7, #4]
- 80130a8: 681b ldr r3, [r3, #0]
- 80130aa: 3308 adds r3, #8
- 80130ac: 663b str r3, [r7, #96] @ 0x60
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80130ae: 6e3b ldr r3, [r7, #96] @ 0x60
- 80130b0: e853 3f00 ldrex r3, [r3]
- 80130b4: 65fb str r3, [r7, #92] @ 0x5c
- return(result);
- 80130b6: 6dfa ldr r2, [r7, #92] @ 0x5c
- 80130b8: 4b6e ldr r3, [pc, #440] @ (8013274 <UART_RxISR_16BIT_FIFOEN+0x35c>)
- 80130ba: 4013 ands r3, r2
- 80130bc: f8c7 3098 str.w r3, [r7, #152] @ 0x98
- 80130c0: 687b ldr r3, [r7, #4]
- 80130c2: 681b ldr r3, [r3, #0]
- 80130c4: 3308 adds r3, #8
- 80130c6: f8d7 2098 ldr.w r2, [r7, #152] @ 0x98
- 80130ca: 66fa str r2, [r7, #108] @ 0x6c
- 80130cc: 66bb str r3, [r7, #104] @ 0x68
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 80130ce: 6eb9 ldr r1, [r7, #104] @ 0x68
- 80130d0: 6efa ldr r2, [r7, #108] @ 0x6c
- 80130d2: e841 2300 strex r3, r2, [r1]
- 80130d6: 667b str r3, [r7, #100] @ 0x64
- return(result);
- 80130d8: 6e7b ldr r3, [r7, #100] @ 0x64
- 80130da: 2b00 cmp r3, #0
- 80130dc: d1e3 bne.n 80130a6 <UART_RxISR_16BIT_FIFOEN+0x18e>
- /* Rx process is completed, restore huart->RxState to Ready */
- huart->RxState = HAL_UART_STATE_READY;
- 80130de: 687b ldr r3, [r7, #4]
- 80130e0: 2220 movs r2, #32
- 80130e2: f8c3 208c str.w r2, [r3, #140] @ 0x8c
- /* Clear RxISR function pointer */
- huart->RxISR = NULL;
- 80130e6: 687b ldr r3, [r7, #4]
- 80130e8: 2200 movs r2, #0
- 80130ea: 675a str r2, [r3, #116] @ 0x74
- /* Initialize type of RxEvent to Transfer Complete */
- huart->RxEventType = HAL_UART_RXEVENT_TC;
- 80130ec: 687b ldr r3, [r7, #4]
- 80130ee: 2200 movs r2, #0
- 80130f0: 671a str r2, [r3, #112] @ 0x70
- if (!(IS_LPUART_INSTANCE(huart->Instance)))
- 80130f2: 687b ldr r3, [r7, #4]
- 80130f4: 681b ldr r3, [r3, #0]
- 80130f6: 4a60 ldr r2, [pc, #384] @ (8013278 <UART_RxISR_16BIT_FIFOEN+0x360>)
- 80130f8: 4293 cmp r3, r2
- 80130fa: d021 beq.n 8013140 <UART_RxISR_16BIT_FIFOEN+0x228>
- {
- /* Check that USART RTOEN bit is set */
- if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
- 80130fc: 687b ldr r3, [r7, #4]
- 80130fe: 681b ldr r3, [r3, #0]
- 8013100: 685b ldr r3, [r3, #4]
- 8013102: f403 0300 and.w r3, r3, #8388608 @ 0x800000
- 8013106: 2b00 cmp r3, #0
- 8013108: d01a beq.n 8013140 <UART_RxISR_16BIT_FIFOEN+0x228>
- {
- /* Enable the UART Receiver Timeout Interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
- 801310a: 687b ldr r3, [r7, #4]
- 801310c: 681b ldr r3, [r3, #0]
- 801310e: 64fb str r3, [r7, #76] @ 0x4c
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8013110: 6cfb ldr r3, [r7, #76] @ 0x4c
- 8013112: e853 3f00 ldrex r3, [r3]
- 8013116: 64bb str r3, [r7, #72] @ 0x48
- return(result);
- 8013118: 6cbb ldr r3, [r7, #72] @ 0x48
- 801311a: f023 6380 bic.w r3, r3, #67108864 @ 0x4000000
- 801311e: f8c7 3094 str.w r3, [r7, #148] @ 0x94
- 8013122: 687b ldr r3, [r7, #4]
- 8013124: 681b ldr r3, [r3, #0]
- 8013126: 461a mov r2, r3
- 8013128: f8d7 3094 ldr.w r3, [r7, #148] @ 0x94
- 801312c: 65bb str r3, [r7, #88] @ 0x58
- 801312e: 657a str r2, [r7, #84] @ 0x54
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8013130: 6d79 ldr r1, [r7, #84] @ 0x54
- 8013132: 6dba ldr r2, [r7, #88] @ 0x58
- 8013134: e841 2300 strex r3, r2, [r1]
- 8013138: 653b str r3, [r7, #80] @ 0x50
- return(result);
- 801313a: 6d3b ldr r3, [r7, #80] @ 0x50
- 801313c: 2b00 cmp r3, #0
- 801313e: d1e4 bne.n 801310a <UART_RxISR_16BIT_FIFOEN+0x1f2>
- }
- }
- /* Check current reception Mode :
- If Reception till IDLE event has been selected : */
- if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
- 8013140: 687b ldr r3, [r7, #4]
- 8013142: 6edb ldr r3, [r3, #108] @ 0x6c
- 8013144: 2b01 cmp r3, #1
- 8013146: d130 bne.n 80131aa <UART_RxISR_16BIT_FIFOEN+0x292>
- {
- /* Set reception type to Standard */
- huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
- 8013148: 687b ldr r3, [r7, #4]
- 801314a: 2200 movs r2, #0
- 801314c: 66da str r2, [r3, #108] @ 0x6c
- /* Disable IDLE interrupt */
- ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 801314e: 687b ldr r3, [r7, #4]
- 8013150: 681b ldr r3, [r3, #0]
- 8013152: 63bb str r3, [r7, #56] @ 0x38
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8013154: 6bbb ldr r3, [r7, #56] @ 0x38
- 8013156: e853 3f00 ldrex r3, [r3]
- 801315a: 637b str r3, [r7, #52] @ 0x34
- return(result);
- 801315c: 6b7b ldr r3, [r7, #52] @ 0x34
- 801315e: f023 0310 bic.w r3, r3, #16
- 8013162: f8c7 3090 str.w r3, [r7, #144] @ 0x90
- 8013166: 687b ldr r3, [r7, #4]
- 8013168: 681b ldr r3, [r3, #0]
- 801316a: 461a mov r2, r3
- 801316c: f8d7 3090 ldr.w r3, [r7, #144] @ 0x90
- 8013170: 647b str r3, [r7, #68] @ 0x44
- 8013172: 643a str r2, [r7, #64] @ 0x40
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 8013174: 6c39 ldr r1, [r7, #64] @ 0x40
- 8013176: 6c7a ldr r2, [r7, #68] @ 0x44
- 8013178: e841 2300 strex r3, r2, [r1]
- 801317c: 63fb str r3, [r7, #60] @ 0x3c
- return(result);
- 801317e: 6bfb ldr r3, [r7, #60] @ 0x3c
- 8013180: 2b00 cmp r3, #0
- 8013182: d1e4 bne.n 801314e <UART_RxISR_16BIT_FIFOEN+0x236>
- if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
- 8013184: 687b ldr r3, [r7, #4]
- 8013186: 681b ldr r3, [r3, #0]
- 8013188: 69db ldr r3, [r3, #28]
- 801318a: f003 0310 and.w r3, r3, #16
- 801318e: 2b10 cmp r3, #16
- 8013190: d103 bne.n 801319a <UART_RxISR_16BIT_FIFOEN+0x282>
- {
- /* Clear IDLE Flag */
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
- 8013192: 687b ldr r3, [r7, #4]
- 8013194: 681b ldr r3, [r3, #0]
- 8013196: 2210 movs r2, #16
- 8013198: 621a str r2, [r3, #32]
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx Event callback*/
- huart->RxEventCallback(huart, huart->RxXferSize);
- #else
- /*Call legacy weak Rx Event callback*/
- HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
- 801319a: 687b ldr r3, [r7, #4]
- 801319c: f8b3 305c ldrh.w r3, [r3, #92] @ 0x5c
- 80131a0: 4619 mov r1, r3
- 80131a2: 6878 ldr r0, [r7, #4]
- 80131a4: f7f1 f886 bl 80042b4 <HAL_UARTEx_RxEventCallback>
- 80131a8: e002 b.n 80131b0 <UART_RxISR_16BIT_FIFOEN+0x298>
- #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
- /*Call registered Rx complete callback*/
- huart->RxCpltCallback(huart);
- #else
- /*Call legacy weak Rx complete callback*/
- HAL_UART_RxCpltCallback(huart);
- 80131aa: 6878 ldr r0, [r7, #4]
- 80131ac: f7f1 f878 bl 80042a0 <HAL_UART_RxCpltCallback>
- while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
- 80131b0: f8b7 30a6 ldrh.w r3, [r7, #166] @ 0xa6
- 80131b4: 2b00 cmp r3, #0
- 80131b6: d006 beq.n 80131c6 <UART_RxISR_16BIT_FIFOEN+0x2ae>
- 80131b8: f8d7 30b4 ldr.w r3, [r7, #180] @ 0xb4
- 80131bc: f003 0320 and.w r3, r3, #32
- 80131c0: 2b00 cmp r3, #0
- 80131c2: f47f aecd bne.w 8012f60 <UART_RxISR_16BIT_FIFOEN+0x48>
- /* When remaining number of bytes to receive is less than the RX FIFO
- threshold, next incoming frames are processed as if FIFO mode was
- disabled (i.e. one interrupt per received frame).
- */
- rxdatacount = huart->RxXferCount;
- 80131c6: 687b ldr r3, [r7, #4]
- 80131c8: f8b3 305e ldrh.w r3, [r3, #94] @ 0x5e
- 80131cc: f8a7 308e strh.w r3, [r7, #142] @ 0x8e
- if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
- 80131d0: f8b7 308e ldrh.w r3, [r7, #142] @ 0x8e
- 80131d4: 2b00 cmp r3, #0
- 80131d6: d049 beq.n 801326c <UART_RxISR_16BIT_FIFOEN+0x354>
- 80131d8: 687b ldr r3, [r7, #4]
- 80131da: f8b3 3068 ldrh.w r3, [r3, #104] @ 0x68
- 80131de: f8b7 208e ldrh.w r2, [r7, #142] @ 0x8e
- 80131e2: 429a cmp r2, r3
- 80131e4: d242 bcs.n 801326c <UART_RxISR_16BIT_FIFOEN+0x354>
- {
- /* Disable the UART RXFT interrupt*/
- ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
- 80131e6: 687b ldr r3, [r7, #4]
- 80131e8: 681b ldr r3, [r3, #0]
- 80131ea: 3308 adds r3, #8
- 80131ec: 627b str r3, [r7, #36] @ 0x24
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 80131ee: 6a7b ldr r3, [r7, #36] @ 0x24
- 80131f0: e853 3f00 ldrex r3, [r3]
- 80131f4: 623b str r3, [r7, #32]
- return(result);
- 80131f6: 6a3b ldr r3, [r7, #32]
- 80131f8: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000
- 80131fc: f8c7 3088 str.w r3, [r7, #136] @ 0x88
- 8013200: 687b ldr r3, [r7, #4]
- 8013202: 681b ldr r3, [r3, #0]
- 8013204: 3308 adds r3, #8
- 8013206: f8d7 2088 ldr.w r2, [r7, #136] @ 0x88
- 801320a: 633a str r2, [r7, #48] @ 0x30
- 801320c: 62fb str r3, [r7, #44] @ 0x2c
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801320e: 6af9 ldr r1, [r7, #44] @ 0x2c
- 8013210: 6b3a ldr r2, [r7, #48] @ 0x30
- 8013212: e841 2300 strex r3, r2, [r1]
- 8013216: 62bb str r3, [r7, #40] @ 0x28
- return(result);
- 8013218: 6abb ldr r3, [r7, #40] @ 0x28
- 801321a: 2b00 cmp r3, #0
- 801321c: d1e3 bne.n 80131e6 <UART_RxISR_16BIT_FIFOEN+0x2ce>
- /* Update the RxISR function pointer */
- huart->RxISR = UART_RxISR_16BIT;
- 801321e: 687b ldr r3, [r7, #4]
- 8013220: 4a16 ldr r2, [pc, #88] @ (801327c <UART_RxISR_16BIT_FIFOEN+0x364>)
- 8013222: 675a str r2, [r3, #116] @ 0x74
- /* Enable the UART Data Register Not Empty interrupt */
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
- 8013224: 687b ldr r3, [r7, #4]
- 8013226: 681b ldr r3, [r3, #0]
- 8013228: 613b str r3, [r7, #16]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 801322a: 693b ldr r3, [r7, #16]
- 801322c: e853 3f00 ldrex r3, [r3]
- 8013230: 60fb str r3, [r7, #12]
- return(result);
- 8013232: 68fb ldr r3, [r7, #12]
- 8013234: f043 0320 orr.w r3, r3, #32
- 8013238: f8c7 3084 str.w r3, [r7, #132] @ 0x84
- 801323c: 687b ldr r3, [r7, #4]
- 801323e: 681b ldr r3, [r3, #0]
- 8013240: 461a mov r2, r3
- 8013242: f8d7 3084 ldr.w r3, [r7, #132] @ 0x84
- 8013246: 61fb str r3, [r7, #28]
- 8013248: 61ba str r2, [r7, #24]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801324a: 69b9 ldr r1, [r7, #24]
- 801324c: 69fa ldr r2, [r7, #28]
- 801324e: e841 2300 strex r3, r2, [r1]
- 8013252: 617b str r3, [r7, #20]
- return(result);
- 8013254: 697b ldr r3, [r7, #20]
- 8013256: 2b00 cmp r3, #0
- 8013258: d1e4 bne.n 8013224 <UART_RxISR_16BIT_FIFOEN+0x30c>
- else
- {
- /* Clear RXNE interrupt flag */
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- }
- }
- 801325a: e007 b.n 801326c <UART_RxISR_16BIT_FIFOEN+0x354>
- __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
- 801325c: 687b ldr r3, [r7, #4]
- 801325e: 681b ldr r3, [r3, #0]
- 8013260: 699a ldr r2, [r3, #24]
- 8013262: 687b ldr r3, [r7, #4]
- 8013264: 681b ldr r3, [r3, #0]
- 8013266: f042 0208 orr.w r2, r2, #8
- 801326a: 619a str r2, [r3, #24]
- }
- 801326c: bf00 nop
- 801326e: 37b8 adds r7, #184 @ 0xb8
- 8013270: 46bd mov sp, r7
- 8013272: bd80 pop {r7, pc}
- 8013274: effffffe .word 0xeffffffe
- 8013278: 58000c00 .word 0x58000c00
- 801327c: 08012a01 .word 0x08012a01
- 08013280 <HAL_UARTEx_WakeupCallback>:
- * @brief UART wakeup from Stop mode callback.
- * @param huart UART handle.
- * @retval None
- */
- __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
- {
- 8013280: b480 push {r7}
- 8013282: b083 sub sp, #12
- 8013284: af00 add r7, sp, #0
- 8013286: 6078 str r0, [r7, #4]
- UNUSED(huart);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_UARTEx_WakeupCallback can be implemented in the user file.
- */
- }
- 8013288: bf00 nop
- 801328a: 370c adds r7, #12
- 801328c: 46bd mov sp, r7
- 801328e: f85d 7b04 ldr.w r7, [sp], #4
- 8013292: 4770 bx lr
- 08013294 <HAL_UARTEx_RxFifoFullCallback>:
- * @brief UART RX Fifo full callback.
- * @param huart UART handle.
- * @retval None
- */
- __weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
- {
- 8013294: b480 push {r7}
- 8013296: b083 sub sp, #12
- 8013298: af00 add r7, sp, #0
- 801329a: 6078 str r0, [r7, #4]
- UNUSED(huart);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
- */
- }
- 801329c: bf00 nop
- 801329e: 370c adds r7, #12
- 80132a0: 46bd mov sp, r7
- 80132a2: f85d 7b04 ldr.w r7, [sp], #4
- 80132a6: 4770 bx lr
- 080132a8 <HAL_UARTEx_TxFifoEmptyCallback>:
- * @brief UART TX Fifo empty callback.
- * @param huart UART handle.
- * @retval None
- */
- __weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
- {
- 80132a8: b480 push {r7}
- 80132aa: b083 sub sp, #12
- 80132ac: af00 add r7, sp, #0
- 80132ae: 6078 str r0, [r7, #4]
- UNUSED(huart);
- /* NOTE : This function should not be modified, when the callback is needed,
- the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
- */
- }
- 80132b0: bf00 nop
- 80132b2: 370c adds r7, #12
- 80132b4: 46bd mov sp, r7
- 80132b6: f85d 7b04 ldr.w r7, [sp], #4
- 80132ba: 4770 bx lr
- 080132bc <HAL_UARTEx_DisableFifoMode>:
- * @brief Disable the FIFO mode.
- * @param huart UART handle.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
- {
- 80132bc: b480 push {r7}
- 80132be: b085 sub sp, #20
- 80132c0: af00 add r7, sp, #0
- 80132c2: 6078 str r0, [r7, #4]
- /* Check parameters */
- assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
- /* Process Locked */
- __HAL_LOCK(huart);
- 80132c4: 687b ldr r3, [r7, #4]
- 80132c6: f893 3084 ldrb.w r3, [r3, #132] @ 0x84
- 80132ca: 2b01 cmp r3, #1
- 80132cc: d101 bne.n 80132d2 <HAL_UARTEx_DisableFifoMode+0x16>
- 80132ce: 2302 movs r3, #2
- 80132d0: e027 b.n 8013322 <HAL_UARTEx_DisableFifoMode+0x66>
- 80132d2: 687b ldr r3, [r7, #4]
- 80132d4: 2201 movs r2, #1
- 80132d6: f883 2084 strb.w r2, [r3, #132] @ 0x84
- huart->gState = HAL_UART_STATE_BUSY;
- 80132da: 687b ldr r3, [r7, #4]
- 80132dc: 2224 movs r2, #36 @ 0x24
- 80132de: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Save actual UART configuration */
- tmpcr1 = READ_REG(huart->Instance->CR1);
- 80132e2: 687b ldr r3, [r7, #4]
- 80132e4: 681b ldr r3, [r3, #0]
- 80132e6: 681b ldr r3, [r3, #0]
- 80132e8: 60fb str r3, [r7, #12]
- /* Disable UART */
- __HAL_UART_DISABLE(huart);
- 80132ea: 687b ldr r3, [r7, #4]
- 80132ec: 681b ldr r3, [r3, #0]
- 80132ee: 681a ldr r2, [r3, #0]
- 80132f0: 687b ldr r3, [r7, #4]
- 80132f2: 681b ldr r3, [r3, #0]
- 80132f4: f022 0201 bic.w r2, r2, #1
- 80132f8: 601a str r2, [r3, #0]
- /* Enable FIFO mode */
- CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
- 80132fa: 68fb ldr r3, [r7, #12]
- 80132fc: f023 5300 bic.w r3, r3, #536870912 @ 0x20000000
- 8013300: 60fb str r3, [r7, #12]
- huart->FifoMode = UART_FIFOMODE_DISABLE;
- 8013302: 687b ldr r3, [r7, #4]
- 8013304: 2200 movs r2, #0
- 8013306: 665a str r2, [r3, #100] @ 0x64
- /* Restore UART configuration */
- WRITE_REG(huart->Instance->CR1, tmpcr1);
- 8013308: 687b ldr r3, [r7, #4]
- 801330a: 681b ldr r3, [r3, #0]
- 801330c: 68fa ldr r2, [r7, #12]
- 801330e: 601a str r2, [r3, #0]
- huart->gState = HAL_UART_STATE_READY;
- 8013310: 687b ldr r3, [r7, #4]
- 8013312: 2220 movs r2, #32
- 8013314: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Process Unlocked */
- __HAL_UNLOCK(huart);
- 8013318: 687b ldr r3, [r7, #4]
- 801331a: 2200 movs r2, #0
- 801331c: f883 2084 strb.w r2, [r3, #132] @ 0x84
- return HAL_OK;
- 8013320: 2300 movs r3, #0
- }
- 8013322: 4618 mov r0, r3
- 8013324: 3714 adds r7, #20
- 8013326: 46bd mov sp, r7
- 8013328: f85d 7b04 ldr.w r7, [sp], #4
- 801332c: 4770 bx lr
- 0801332e <HAL_UARTEx_SetTxFifoThreshold>:
- * @arg @ref UART_TXFIFO_THRESHOLD_7_8
- * @arg @ref UART_TXFIFO_THRESHOLD_8_8
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
- {
- 801332e: b580 push {r7, lr}
- 8013330: b084 sub sp, #16
- 8013332: af00 add r7, sp, #0
- 8013334: 6078 str r0, [r7, #4]
- 8013336: 6039 str r1, [r7, #0]
- /* Check parameters */
- assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
- assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
- /* Process Locked */
- __HAL_LOCK(huart);
- 8013338: 687b ldr r3, [r7, #4]
- 801333a: f893 3084 ldrb.w r3, [r3, #132] @ 0x84
- 801333e: 2b01 cmp r3, #1
- 8013340: d101 bne.n 8013346 <HAL_UARTEx_SetTxFifoThreshold+0x18>
- 8013342: 2302 movs r3, #2
- 8013344: e02d b.n 80133a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
- 8013346: 687b ldr r3, [r7, #4]
- 8013348: 2201 movs r2, #1
- 801334a: f883 2084 strb.w r2, [r3, #132] @ 0x84
- huart->gState = HAL_UART_STATE_BUSY;
- 801334e: 687b ldr r3, [r7, #4]
- 8013350: 2224 movs r2, #36 @ 0x24
- 8013352: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Save actual UART configuration */
- tmpcr1 = READ_REG(huart->Instance->CR1);
- 8013356: 687b ldr r3, [r7, #4]
- 8013358: 681b ldr r3, [r3, #0]
- 801335a: 681b ldr r3, [r3, #0]
- 801335c: 60fb str r3, [r7, #12]
- /* Disable UART */
- __HAL_UART_DISABLE(huart);
- 801335e: 687b ldr r3, [r7, #4]
- 8013360: 681b ldr r3, [r3, #0]
- 8013362: 681a ldr r2, [r3, #0]
- 8013364: 687b ldr r3, [r7, #4]
- 8013366: 681b ldr r3, [r3, #0]
- 8013368: f022 0201 bic.w r2, r2, #1
- 801336c: 601a str r2, [r3, #0]
- /* Update TX threshold configuration */
- MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
- 801336e: 687b ldr r3, [r7, #4]
- 8013370: 681b ldr r3, [r3, #0]
- 8013372: 689b ldr r3, [r3, #8]
- 8013374: f023 4160 bic.w r1, r3, #3758096384 @ 0xe0000000
- 8013378: 687b ldr r3, [r7, #4]
- 801337a: 681b ldr r3, [r3, #0]
- 801337c: 683a ldr r2, [r7, #0]
- 801337e: 430a orrs r2, r1
- 8013380: 609a str r2, [r3, #8]
- /* Determine the number of data to process during RX/TX ISR execution */
- UARTEx_SetNbDataToProcess(huart);
- 8013382: 6878 ldr r0, [r7, #4]
- 8013384: f000 f8a0 bl 80134c8 <UARTEx_SetNbDataToProcess>
- /* Restore UART configuration */
- WRITE_REG(huart->Instance->CR1, tmpcr1);
- 8013388: 687b ldr r3, [r7, #4]
- 801338a: 681b ldr r3, [r3, #0]
- 801338c: 68fa ldr r2, [r7, #12]
- 801338e: 601a str r2, [r3, #0]
- huart->gState = HAL_UART_STATE_READY;
- 8013390: 687b ldr r3, [r7, #4]
- 8013392: 2220 movs r2, #32
- 8013394: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Process Unlocked */
- __HAL_UNLOCK(huart);
- 8013398: 687b ldr r3, [r7, #4]
- 801339a: 2200 movs r2, #0
- 801339c: f883 2084 strb.w r2, [r3, #132] @ 0x84
- return HAL_OK;
- 80133a0: 2300 movs r3, #0
- }
- 80133a2: 4618 mov r0, r3
- 80133a4: 3710 adds r7, #16
- 80133a6: 46bd mov sp, r7
- 80133a8: bd80 pop {r7, pc}
- 080133aa <HAL_UARTEx_SetRxFifoThreshold>:
- * @arg @ref UART_RXFIFO_THRESHOLD_7_8
- * @arg @ref UART_RXFIFO_THRESHOLD_8_8
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
- {
- 80133aa: b580 push {r7, lr}
- 80133ac: b084 sub sp, #16
- 80133ae: af00 add r7, sp, #0
- 80133b0: 6078 str r0, [r7, #4]
- 80133b2: 6039 str r1, [r7, #0]
- /* Check the parameters */
- assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
- assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
- /* Process Locked */
- __HAL_LOCK(huart);
- 80133b4: 687b ldr r3, [r7, #4]
- 80133b6: f893 3084 ldrb.w r3, [r3, #132] @ 0x84
- 80133ba: 2b01 cmp r3, #1
- 80133bc: d101 bne.n 80133c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
- 80133be: 2302 movs r3, #2
- 80133c0: e02d b.n 801341e <HAL_UARTEx_SetRxFifoThreshold+0x74>
- 80133c2: 687b ldr r3, [r7, #4]
- 80133c4: 2201 movs r2, #1
- 80133c6: f883 2084 strb.w r2, [r3, #132] @ 0x84
- huart->gState = HAL_UART_STATE_BUSY;
- 80133ca: 687b ldr r3, [r7, #4]
- 80133cc: 2224 movs r2, #36 @ 0x24
- 80133ce: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Save actual UART configuration */
- tmpcr1 = READ_REG(huart->Instance->CR1);
- 80133d2: 687b ldr r3, [r7, #4]
- 80133d4: 681b ldr r3, [r3, #0]
- 80133d6: 681b ldr r3, [r3, #0]
- 80133d8: 60fb str r3, [r7, #12]
- /* Disable UART */
- __HAL_UART_DISABLE(huart);
- 80133da: 687b ldr r3, [r7, #4]
- 80133dc: 681b ldr r3, [r3, #0]
- 80133de: 681a ldr r2, [r3, #0]
- 80133e0: 687b ldr r3, [r7, #4]
- 80133e2: 681b ldr r3, [r3, #0]
- 80133e4: f022 0201 bic.w r2, r2, #1
- 80133e8: 601a str r2, [r3, #0]
- /* Update RX threshold configuration */
- MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
- 80133ea: 687b ldr r3, [r7, #4]
- 80133ec: 681b ldr r3, [r3, #0]
- 80133ee: 689b ldr r3, [r3, #8]
- 80133f0: f023 6160 bic.w r1, r3, #234881024 @ 0xe000000
- 80133f4: 687b ldr r3, [r7, #4]
- 80133f6: 681b ldr r3, [r3, #0]
- 80133f8: 683a ldr r2, [r7, #0]
- 80133fa: 430a orrs r2, r1
- 80133fc: 609a str r2, [r3, #8]
- /* Determine the number of data to process during RX/TX ISR execution */
- UARTEx_SetNbDataToProcess(huart);
- 80133fe: 6878 ldr r0, [r7, #4]
- 8013400: f000 f862 bl 80134c8 <UARTEx_SetNbDataToProcess>
- /* Restore UART configuration */
- WRITE_REG(huart->Instance->CR1, tmpcr1);
- 8013404: 687b ldr r3, [r7, #4]
- 8013406: 681b ldr r3, [r3, #0]
- 8013408: 68fa ldr r2, [r7, #12]
- 801340a: 601a str r2, [r3, #0]
- huart->gState = HAL_UART_STATE_READY;
- 801340c: 687b ldr r3, [r7, #4]
- 801340e: 2220 movs r2, #32
- 8013410: f8c3 2088 str.w r2, [r3, #136] @ 0x88
- /* Process Unlocked */
- __HAL_UNLOCK(huart);
- 8013414: 687b ldr r3, [r7, #4]
- 8013416: 2200 movs r2, #0
- 8013418: f883 2084 strb.w r2, [r3, #132] @ 0x84
- return HAL_OK;
- 801341c: 2300 movs r3, #0
- }
- 801341e: 4618 mov r0, r3
- 8013420: 3710 adds r7, #16
- 8013422: 46bd mov sp, r7
- 8013424: bd80 pop {r7, pc}
- 08013426 <HAL_UARTEx_ReceiveToIdle_IT>:
- * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
- * @param Size Amount of data elements (uint8_t or uint16_t) to be received.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
- {
- 8013426: b580 push {r7, lr}
- 8013428: b08c sub sp, #48 @ 0x30
- 801342a: af00 add r7, sp, #0
- 801342c: 60f8 str r0, [r7, #12]
- 801342e: 60b9 str r1, [r7, #8]
- 8013430: 4613 mov r3, r2
- 8013432: 80fb strh r3, [r7, #6]
- HAL_StatusTypeDef status = HAL_OK;
- 8013434: 2300 movs r3, #0
- 8013436: f887 302f strb.w r3, [r7, #47] @ 0x2f
- /* Check that a Rx process is not already ongoing */
- if (huart->RxState == HAL_UART_STATE_READY)
- 801343a: 68fb ldr r3, [r7, #12]
- 801343c: f8d3 308c ldr.w r3, [r3, #140] @ 0x8c
- 8013440: 2b20 cmp r3, #32
- 8013442: d13b bne.n 80134bc <HAL_UARTEx_ReceiveToIdle_IT+0x96>
- {
- if ((pData == NULL) || (Size == 0U))
- 8013444: 68bb ldr r3, [r7, #8]
- 8013446: 2b00 cmp r3, #0
- 8013448: d002 beq.n 8013450 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
- 801344a: 88fb ldrh r3, [r7, #6]
- 801344c: 2b00 cmp r3, #0
- 801344e: d101 bne.n 8013454 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
- {
- return HAL_ERROR;
- 8013450: 2301 movs r3, #1
- 8013452: e034 b.n 80134be <HAL_UARTEx_ReceiveToIdle_IT+0x98>
- }
- /* Set Reception type to reception till IDLE Event*/
- huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
- 8013454: 68fb ldr r3, [r7, #12]
- 8013456: 2201 movs r2, #1
- 8013458: 66da str r2, [r3, #108] @ 0x6c
- huart->RxEventType = HAL_UART_RXEVENT_TC;
- 801345a: 68fb ldr r3, [r7, #12]
- 801345c: 2200 movs r2, #0
- 801345e: 671a str r2, [r3, #112] @ 0x70
- (void)UART_Start_Receive_IT(huart, pData, Size);
- 8013460: 88fb ldrh r3, [r7, #6]
- 8013462: 461a mov r2, r3
- 8013464: 68b9 ldr r1, [r7, #8]
- 8013466: 68f8 ldr r0, [r7, #12]
- 8013468: f7fe fe82 bl 8012170 <UART_Start_Receive_IT>
- if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
- 801346c: 68fb ldr r3, [r7, #12]
- 801346e: 6edb ldr r3, [r3, #108] @ 0x6c
- 8013470: 2b01 cmp r3, #1
- 8013472: d11d bne.n 80134b0 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
- {
- __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
- 8013474: 68fb ldr r3, [r7, #12]
- 8013476: 681b ldr r3, [r3, #0]
- 8013478: 2210 movs r2, #16
- 801347a: 621a str r2, [r3, #32]
- ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
- 801347c: 68fb ldr r3, [r7, #12]
- 801347e: 681b ldr r3, [r3, #0]
- 8013480: 61bb str r3, [r7, #24]
- __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
- 8013482: 69bb ldr r3, [r7, #24]
- 8013484: e853 3f00 ldrex r3, [r3]
- 8013488: 617b str r3, [r7, #20]
- return(result);
- 801348a: 697b ldr r3, [r7, #20]
- 801348c: f043 0310 orr.w r3, r3, #16
- 8013490: 62bb str r3, [r7, #40] @ 0x28
- 8013492: 68fb ldr r3, [r7, #12]
- 8013494: 681b ldr r3, [r3, #0]
- 8013496: 461a mov r2, r3
- 8013498: 6abb ldr r3, [r7, #40] @ 0x28
- 801349a: 627b str r3, [r7, #36] @ 0x24
- 801349c: 623a str r2, [r7, #32]
- __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
- 801349e: 6a39 ldr r1, [r7, #32]
- 80134a0: 6a7a ldr r2, [r7, #36] @ 0x24
- 80134a2: e841 2300 strex r3, r2, [r1]
- 80134a6: 61fb str r3, [r7, #28]
- return(result);
- 80134a8: 69fb ldr r3, [r7, #28]
- 80134aa: 2b00 cmp r3, #0
- 80134ac: d1e6 bne.n 801347c <HAL_UARTEx_ReceiveToIdle_IT+0x56>
- 80134ae: e002 b.n 80134b6 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
- {
- /* In case of errors already pending when reception is started,
- Interrupts may have already been raised and lead to reception abortion.
- (Overrun error for instance).
- In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
- status = HAL_ERROR;
- 80134b0: 2301 movs r3, #1
- 80134b2: f887 302f strb.w r3, [r7, #47] @ 0x2f
- }
- return status;
- 80134b6: f897 302f ldrb.w r3, [r7, #47] @ 0x2f
- 80134ba: e000 b.n 80134be <HAL_UARTEx_ReceiveToIdle_IT+0x98>
- }
- else
- {
- return HAL_BUSY;
- 80134bc: 2302 movs r3, #2
- }
- }
- 80134be: 4618 mov r0, r3
- 80134c0: 3730 adds r7, #48 @ 0x30
- 80134c2: 46bd mov sp, r7
- 80134c4: bd80 pop {r7, pc}
- ...
- 080134c8 <UARTEx_SetNbDataToProcess>:
- * the UART configuration registers.
- * @param huart UART handle.
- * @retval None
- */
- static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
- {
- 80134c8: b480 push {r7}
- 80134ca: b085 sub sp, #20
- 80134cc: af00 add r7, sp, #0
- 80134ce: 6078 str r0, [r7, #4]
- uint8_t rx_fifo_threshold;
- uint8_t tx_fifo_threshold;
- static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
- static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
- if (huart->FifoMode == UART_FIFOMODE_DISABLE)
- 80134d0: 687b ldr r3, [r7, #4]
- 80134d2: 6e5b ldr r3, [r3, #100] @ 0x64
- 80134d4: 2b00 cmp r3, #0
- 80134d6: d108 bne.n 80134ea <UARTEx_SetNbDataToProcess+0x22>
- {
- huart->NbTxDataToProcess = 1U;
- 80134d8: 687b ldr r3, [r7, #4]
- 80134da: 2201 movs r2, #1
- 80134dc: f8a3 206a strh.w r2, [r3, #106] @ 0x6a
- huart->NbRxDataToProcess = 1U;
- 80134e0: 687b ldr r3, [r7, #4]
- 80134e2: 2201 movs r2, #1
- 80134e4: f8a3 2068 strh.w r2, [r3, #104] @ 0x68
- huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
- (uint16_t)denominator[tx_fifo_threshold];
- huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
- (uint16_t)denominator[rx_fifo_threshold];
- }
- }
- 80134e8: e031 b.n 801354e <UARTEx_SetNbDataToProcess+0x86>
- rx_fifo_depth = RX_FIFO_DEPTH;
- 80134ea: 2310 movs r3, #16
- 80134ec: 73fb strb r3, [r7, #15]
- tx_fifo_depth = TX_FIFO_DEPTH;
- 80134ee: 2310 movs r3, #16
- 80134f0: 73bb strb r3, [r7, #14]
- rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
- 80134f2: 687b ldr r3, [r7, #4]
- 80134f4: 681b ldr r3, [r3, #0]
- 80134f6: 689b ldr r3, [r3, #8]
- 80134f8: 0e5b lsrs r3, r3, #25
- 80134fa: b2db uxtb r3, r3
- 80134fc: f003 0307 and.w r3, r3, #7
- 8013500: 737b strb r3, [r7, #13]
- tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
- 8013502: 687b ldr r3, [r7, #4]
- 8013504: 681b ldr r3, [r3, #0]
- 8013506: 689b ldr r3, [r3, #8]
- 8013508: 0f5b lsrs r3, r3, #29
- 801350a: b2db uxtb r3, r3
- 801350c: f003 0307 and.w r3, r3, #7
- 8013510: 733b strb r3, [r7, #12]
- huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
- 8013512: 7bbb ldrb r3, [r7, #14]
- 8013514: 7b3a ldrb r2, [r7, #12]
- 8013516: 4911 ldr r1, [pc, #68] @ (801355c <UARTEx_SetNbDataToProcess+0x94>)
- 8013518: 5c8a ldrb r2, [r1, r2]
- 801351a: fb02 f303 mul.w r3, r2, r3
- (uint16_t)denominator[tx_fifo_threshold];
- 801351e: 7b3a ldrb r2, [r7, #12]
- 8013520: 490f ldr r1, [pc, #60] @ (8013560 <UARTEx_SetNbDataToProcess+0x98>)
- 8013522: 5c8a ldrb r2, [r1, r2]
- huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
- 8013524: fb93 f3f2 sdiv r3, r3, r2
- 8013528: b29a uxth r2, r3
- 801352a: 687b ldr r3, [r7, #4]
- 801352c: f8a3 206a strh.w r2, [r3, #106] @ 0x6a
- huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
- 8013530: 7bfb ldrb r3, [r7, #15]
- 8013532: 7b7a ldrb r2, [r7, #13]
- 8013534: 4909 ldr r1, [pc, #36] @ (801355c <UARTEx_SetNbDataToProcess+0x94>)
- 8013536: 5c8a ldrb r2, [r1, r2]
- 8013538: fb02 f303 mul.w r3, r2, r3
- (uint16_t)denominator[rx_fifo_threshold];
- 801353c: 7b7a ldrb r2, [r7, #13]
- 801353e: 4908 ldr r1, [pc, #32] @ (8013560 <UARTEx_SetNbDataToProcess+0x98>)
- 8013540: 5c8a ldrb r2, [r1, r2]
- huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
- 8013542: fb93 f3f2 sdiv r3, r3, r2
- 8013546: b29a uxth r2, r3
- 8013548: 687b ldr r3, [r7, #4]
- 801354a: f8a3 2068 strh.w r2, [r3, #104] @ 0x68
- }
- 801354e: bf00 nop
- 8013550: 3714 adds r7, #20
- 8013552: 46bd mov sp, r7
- 8013554: f85d 7b04 ldr.w r7, [sp], #4
- 8013558: 4770 bx lr
- 801355a: bf00 nop
- 801355c: 080189f8 .word 0x080189f8
- 8013560: 08018a00 .word 0x08018a00
- 08013564 <__NVIC_SetPriority>:
- {
- 8013564: b480 push {r7}
- 8013566: b083 sub sp, #12
- 8013568: af00 add r7, sp, #0
- 801356a: 4603 mov r3, r0
- 801356c: 6039 str r1, [r7, #0]
- 801356e: 80fb strh r3, [r7, #6]
- if ((int32_t)(IRQn) >= 0)
- 8013570: f9b7 3006 ldrsh.w r3, [r7, #6]
- 8013574: 2b00 cmp r3, #0
- 8013576: db0a blt.n 801358e <__NVIC_SetPriority+0x2a>
- NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
- 8013578: 683b ldr r3, [r7, #0]
- 801357a: b2da uxtb r2, r3
- 801357c: 490c ldr r1, [pc, #48] @ (80135b0 <__NVIC_SetPriority+0x4c>)
- 801357e: f9b7 3006 ldrsh.w r3, [r7, #6]
- 8013582: 0112 lsls r2, r2, #4
- 8013584: b2d2 uxtb r2, r2
- 8013586: 440b add r3, r1
- 8013588: f883 2300 strb.w r2, [r3, #768] @ 0x300
- }
- 801358c: e00a b.n 80135a4 <__NVIC_SetPriority+0x40>
- SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
- 801358e: 683b ldr r3, [r7, #0]
- 8013590: b2da uxtb r2, r3
- 8013592: 4908 ldr r1, [pc, #32] @ (80135b4 <__NVIC_SetPriority+0x50>)
- 8013594: 88fb ldrh r3, [r7, #6]
- 8013596: f003 030f and.w r3, r3, #15
- 801359a: 3b04 subs r3, #4
- 801359c: 0112 lsls r2, r2, #4
- 801359e: b2d2 uxtb r2, r2
- 80135a0: 440b add r3, r1
- 80135a2: 761a strb r2, [r3, #24]
- }
- 80135a4: bf00 nop
- 80135a6: 370c adds r7, #12
- 80135a8: 46bd mov sp, r7
- 80135aa: f85d 7b04 ldr.w r7, [sp], #4
- 80135ae: 4770 bx lr
- 80135b0: e000e100 .word 0xe000e100
- 80135b4: e000ed00 .word 0xe000ed00
- 080135b8 <SysTick_Handler>:
- /*
- SysTick handler implementation that also clears overflow flag.
- */
- #if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
- void SysTick_Handler (void) {
- 80135b8: b580 push {r7, lr}
- 80135ba: af00 add r7, sp, #0
- /* Clear overflow flag */
- SysTick->CTRL;
- 80135bc: 4b05 ldr r3, [pc, #20] @ (80135d4 <SysTick_Handler+0x1c>)
- 80135be: 681b ldr r3, [r3, #0]
- if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
- 80135c0: f002 fd1e bl 8016000 <xTaskGetSchedulerState>
- 80135c4: 4603 mov r3, r0
- 80135c6: 2b01 cmp r3, #1
- 80135c8: d001 beq.n 80135ce <SysTick_Handler+0x16>
- /* Call tick handler */
- xPortSysTickHandler();
- 80135ca: f003 ff2d bl 8017428 <xPortSysTickHandler>
- }
- }
- 80135ce: bf00 nop
- 80135d0: bd80 pop {r7, pc}
- 80135d2: bf00 nop
- 80135d4: e000e010 .word 0xe000e010
- 080135d8 <SVC_Setup>:
- #endif /* SysTick */
- /*
- Setup SVC to reset value.
- */
- __STATIC_INLINE void SVC_Setup (void) {
- 80135d8: b580 push {r7, lr}
- 80135da: af00 add r7, sp, #0
- #if (__ARM_ARCH_7A__ == 0U)
- /* Service Call interrupt might be configured before kernel start */
- /* and when its priority is lower or equal to BASEPRI, svc intruction */
- /* causes a Hard Fault. */
- NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
- 80135dc: 2100 movs r1, #0
- 80135de: f06f 0004 mvn.w r0, #4
- 80135e2: f7ff ffbf bl 8013564 <__NVIC_SetPriority>
- #endif
- }
- 80135e6: bf00 nop
- 80135e8: bd80 pop {r7, pc}
- ...
- 080135ec <osKernelInitialize>:
- static uint32_t OS_Tick_GetOverflow (void);
- /* Get OS Tick interval */
- static uint32_t OS_Tick_GetInterval (void);
- /*---------------------------------------------------------------------------*/
- osStatus_t osKernelInitialize (void) {
- 80135ec: b480 push {r7}
- 80135ee: b083 sub sp, #12
- 80135f0: af00 add r7, sp, #0
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 80135f2: f3ef 8305 mrs r3, IPSR
- 80135f6: 603b str r3, [r7, #0]
- return(result);
- 80135f8: 683b ldr r3, [r7, #0]
- osStatus_t stat;
- if (IS_IRQ()) {
- 80135fa: 2b00 cmp r3, #0
- 80135fc: d003 beq.n 8013606 <osKernelInitialize+0x1a>
- stat = osErrorISR;
- 80135fe: f06f 0305 mvn.w r3, #5
- 8013602: 607b str r3, [r7, #4]
- 8013604: e00c b.n 8013620 <osKernelInitialize+0x34>
- }
- else {
- if (KernelState == osKernelInactive) {
- 8013606: 4b0a ldr r3, [pc, #40] @ (8013630 <osKernelInitialize+0x44>)
- 8013608: 681b ldr r3, [r3, #0]
- 801360a: 2b00 cmp r3, #0
- 801360c: d105 bne.n 801361a <osKernelInitialize+0x2e>
- EvrFreeRTOSSetup(0U);
- #endif
- #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
- vPortDefineHeapRegions (configHEAP_5_REGIONS);
- #endif
- KernelState = osKernelReady;
- 801360e: 4b08 ldr r3, [pc, #32] @ (8013630 <osKernelInitialize+0x44>)
- 8013610: 2201 movs r2, #1
- 8013612: 601a str r2, [r3, #0]
- stat = osOK;
- 8013614: 2300 movs r3, #0
- 8013616: 607b str r3, [r7, #4]
- 8013618: e002 b.n 8013620 <osKernelInitialize+0x34>
- } else {
- stat = osError;
- 801361a: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 801361e: 607b str r3, [r7, #4]
- }
- }
- return (stat);
- 8013620: 687b ldr r3, [r7, #4]
- }
- 8013622: 4618 mov r0, r3
- 8013624: 370c adds r7, #12
- 8013626: 46bd mov sp, r7
- 8013628: f85d 7b04 ldr.w r7, [sp], #4
- 801362c: 4770 bx lr
- 801362e: bf00 nop
- 8013630: 24000cac .word 0x24000cac
- 08013634 <osKernelStart>:
- }
- return (state);
- }
- osStatus_t osKernelStart (void) {
- 8013634: b580 push {r7, lr}
- 8013636: b082 sub sp, #8
- 8013638: af00 add r7, sp, #0
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 801363a: f3ef 8305 mrs r3, IPSR
- 801363e: 603b str r3, [r7, #0]
- return(result);
- 8013640: 683b ldr r3, [r7, #0]
- osStatus_t stat;
- if (IS_IRQ()) {
- 8013642: 2b00 cmp r3, #0
- 8013644: d003 beq.n 801364e <osKernelStart+0x1a>
- stat = osErrorISR;
- 8013646: f06f 0305 mvn.w r3, #5
- 801364a: 607b str r3, [r7, #4]
- 801364c: e010 b.n 8013670 <osKernelStart+0x3c>
- }
- else {
- if (KernelState == osKernelReady) {
- 801364e: 4b0b ldr r3, [pc, #44] @ (801367c <osKernelStart+0x48>)
- 8013650: 681b ldr r3, [r3, #0]
- 8013652: 2b01 cmp r3, #1
- 8013654: d109 bne.n 801366a <osKernelStart+0x36>
- /* Ensure SVC priority is at the reset value */
- SVC_Setup();
- 8013656: f7ff ffbf bl 80135d8 <SVC_Setup>
- /* Change state to enable IRQ masking check */
- KernelState = osKernelRunning;
- 801365a: 4b08 ldr r3, [pc, #32] @ (801367c <osKernelStart+0x48>)
- 801365c: 2202 movs r2, #2
- 801365e: 601a str r2, [r3, #0]
- /* Start the kernel scheduler */
- vTaskStartScheduler();
- 8013660: f002 f824 bl 80156ac <vTaskStartScheduler>
- stat = osOK;
- 8013664: 2300 movs r3, #0
- 8013666: 607b str r3, [r7, #4]
- 8013668: e002 b.n 8013670 <osKernelStart+0x3c>
- } else {
- stat = osError;
- 801366a: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 801366e: 607b str r3, [r7, #4]
- }
- }
- return (stat);
- 8013670: 687b ldr r3, [r7, #4]
- }
- 8013672: 4618 mov r0, r3
- 8013674: 3708 adds r7, #8
- 8013676: 46bd mov sp, r7
- 8013678: bd80 pop {r7, pc}
- 801367a: bf00 nop
- 801367c: 24000cac .word 0x24000cac
- 08013680 <osThreadNew>:
- return (configCPU_CLOCK_HZ);
- }
- /*---------------------------------------------------------------------------*/
- osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
- 8013680: b580 push {r7, lr}
- 8013682: b08e sub sp, #56 @ 0x38
- 8013684: af04 add r7, sp, #16
- 8013686: 60f8 str r0, [r7, #12]
- 8013688: 60b9 str r1, [r7, #8]
- 801368a: 607a str r2, [r7, #4]
- uint32_t stack;
- TaskHandle_t hTask;
- UBaseType_t prio;
- int32_t mem;
- hTask = NULL;
- 801368c: 2300 movs r3, #0
- 801368e: 613b str r3, [r7, #16]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 8013690: f3ef 8305 mrs r3, IPSR
- 8013694: 617b str r3, [r7, #20]
- return(result);
- 8013696: 697b ldr r3, [r7, #20]
- if (!IS_IRQ() && (func != NULL)) {
- 8013698: 2b00 cmp r3, #0
- 801369a: d17f bne.n 801379c <osThreadNew+0x11c>
- 801369c: 68fb ldr r3, [r7, #12]
- 801369e: 2b00 cmp r3, #0
- 80136a0: d07c beq.n 801379c <osThreadNew+0x11c>
- stack = configMINIMAL_STACK_SIZE;
- 80136a2: f44f 7300 mov.w r3, #512 @ 0x200
- 80136a6: 623b str r3, [r7, #32]
- prio = (UBaseType_t)osPriorityNormal;
- 80136a8: 2318 movs r3, #24
- 80136aa: 61fb str r3, [r7, #28]
- name = NULL;
- 80136ac: 2300 movs r3, #0
- 80136ae: 627b str r3, [r7, #36] @ 0x24
- mem = -1;
- 80136b0: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 80136b4: 61bb str r3, [r7, #24]
- if (attr != NULL) {
- 80136b6: 687b ldr r3, [r7, #4]
- 80136b8: 2b00 cmp r3, #0
- 80136ba: d045 beq.n 8013748 <osThreadNew+0xc8>
- if (attr->name != NULL) {
- 80136bc: 687b ldr r3, [r7, #4]
- 80136be: 681b ldr r3, [r3, #0]
- 80136c0: 2b00 cmp r3, #0
- 80136c2: d002 beq.n 80136ca <osThreadNew+0x4a>
- name = attr->name;
- 80136c4: 687b ldr r3, [r7, #4]
- 80136c6: 681b ldr r3, [r3, #0]
- 80136c8: 627b str r3, [r7, #36] @ 0x24
- }
- if (attr->priority != osPriorityNone) {
- 80136ca: 687b ldr r3, [r7, #4]
- 80136cc: 699b ldr r3, [r3, #24]
- 80136ce: 2b00 cmp r3, #0
- 80136d0: d002 beq.n 80136d8 <osThreadNew+0x58>
- prio = (UBaseType_t)attr->priority;
- 80136d2: 687b ldr r3, [r7, #4]
- 80136d4: 699b ldr r3, [r3, #24]
- 80136d6: 61fb str r3, [r7, #28]
- }
- if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
- 80136d8: 69fb ldr r3, [r7, #28]
- 80136da: 2b00 cmp r3, #0
- 80136dc: d008 beq.n 80136f0 <osThreadNew+0x70>
- 80136de: 69fb ldr r3, [r7, #28]
- 80136e0: 2b38 cmp r3, #56 @ 0x38
- 80136e2: d805 bhi.n 80136f0 <osThreadNew+0x70>
- 80136e4: 687b ldr r3, [r7, #4]
- 80136e6: 685b ldr r3, [r3, #4]
- 80136e8: f003 0301 and.w r3, r3, #1
- 80136ec: 2b00 cmp r3, #0
- 80136ee: d001 beq.n 80136f4 <osThreadNew+0x74>
- return (NULL);
- 80136f0: 2300 movs r3, #0
- 80136f2: e054 b.n 801379e <osThreadNew+0x11e>
- }
- if (attr->stack_size > 0U) {
- 80136f4: 687b ldr r3, [r7, #4]
- 80136f6: 695b ldr r3, [r3, #20]
- 80136f8: 2b00 cmp r3, #0
- 80136fa: d003 beq.n 8013704 <osThreadNew+0x84>
- /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports. */
- /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
- stack = attr->stack_size / sizeof(StackType_t);
- 80136fc: 687b ldr r3, [r7, #4]
- 80136fe: 695b ldr r3, [r3, #20]
- 8013700: 089b lsrs r3, r3, #2
- 8013702: 623b str r3, [r7, #32]
- }
- if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTask_t)) &&
- 8013704: 687b ldr r3, [r7, #4]
- 8013706: 689b ldr r3, [r3, #8]
- 8013708: 2b00 cmp r3, #0
- 801370a: d00e beq.n 801372a <osThreadNew+0xaa>
- 801370c: 687b ldr r3, [r7, #4]
- 801370e: 68db ldr r3, [r3, #12]
- 8013710: 2ba7 cmp r3, #167 @ 0xa7
- 8013712: d90a bls.n 801372a <osThreadNew+0xaa>
- (attr->stack_mem != NULL) && (attr->stack_size > 0U)) {
- 8013714: 687b ldr r3, [r7, #4]
- 8013716: 691b ldr r3, [r3, #16]
- if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTask_t)) &&
- 8013718: 2b00 cmp r3, #0
- 801371a: d006 beq.n 801372a <osThreadNew+0xaa>
- (attr->stack_mem != NULL) && (attr->stack_size > 0U)) {
- 801371c: 687b ldr r3, [r7, #4]
- 801371e: 695b ldr r3, [r3, #20]
- 8013720: 2b00 cmp r3, #0
- 8013722: d002 beq.n 801372a <osThreadNew+0xaa>
- mem = 1;
- 8013724: 2301 movs r3, #1
- 8013726: 61bb str r3, [r7, #24]
- 8013728: e010 b.n 801374c <osThreadNew+0xcc>
- }
- else {
- if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
- 801372a: 687b ldr r3, [r7, #4]
- 801372c: 689b ldr r3, [r3, #8]
- 801372e: 2b00 cmp r3, #0
- 8013730: d10c bne.n 801374c <osThreadNew+0xcc>
- 8013732: 687b ldr r3, [r7, #4]
- 8013734: 68db ldr r3, [r3, #12]
- 8013736: 2b00 cmp r3, #0
- 8013738: d108 bne.n 801374c <osThreadNew+0xcc>
- 801373a: 687b ldr r3, [r7, #4]
- 801373c: 691b ldr r3, [r3, #16]
- 801373e: 2b00 cmp r3, #0
- 8013740: d104 bne.n 801374c <osThreadNew+0xcc>
- mem = 0;
- 8013742: 2300 movs r3, #0
- 8013744: 61bb str r3, [r7, #24]
- 8013746: e001 b.n 801374c <osThreadNew+0xcc>
- }
- }
- }
- else {
- mem = 0;
- 8013748: 2300 movs r3, #0
- 801374a: 61bb str r3, [r7, #24]
- }
- if (mem == 1) {
- 801374c: 69bb ldr r3, [r7, #24]
- 801374e: 2b01 cmp r3, #1
- 8013750: d110 bne.n 8013774 <osThreadNew+0xf4>
- #if (configSUPPORT_STATIC_ALLOCATION == 1)
- hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t *)attr->stack_mem,
- 8013752: 687b ldr r3, [r7, #4]
- 8013754: 691b ldr r3, [r3, #16]
- (StaticTask_t *)attr->cb_mem);
- 8013756: 687a ldr r2, [r7, #4]
- 8013758: 6892 ldr r2, [r2, #8]
- hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t *)attr->stack_mem,
- 801375a: 9202 str r2, [sp, #8]
- 801375c: 9301 str r3, [sp, #4]
- 801375e: 69fb ldr r3, [r7, #28]
- 8013760: 9300 str r3, [sp, #0]
- 8013762: 68bb ldr r3, [r7, #8]
- 8013764: 6a3a ldr r2, [r7, #32]
- 8013766: 6a79 ldr r1, [r7, #36] @ 0x24
- 8013768: 68f8 ldr r0, [r7, #12]
- 801376a: f001 fdac bl 80152c6 <xTaskCreateStatic>
- 801376e: 4603 mov r3, r0
- 8013770: 613b str r3, [r7, #16]
- 8013772: e013 b.n 801379c <osThreadNew+0x11c>
- #endif
- }
- else {
- if (mem == 0) {
- 8013774: 69bb ldr r3, [r7, #24]
- 8013776: 2b00 cmp r3, #0
- 8013778: d110 bne.n 801379c <osThreadNew+0x11c>
- #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
- if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
- 801377a: 6a3b ldr r3, [r7, #32]
- 801377c: b29a uxth r2, r3
- 801377e: f107 0310 add.w r3, r7, #16
- 8013782: 9301 str r3, [sp, #4]
- 8013784: 69fb ldr r3, [r7, #28]
- 8013786: 9300 str r3, [sp, #0]
- 8013788: 68bb ldr r3, [r7, #8]
- 801378a: 6a79 ldr r1, [r7, #36] @ 0x24
- 801378c: 68f8 ldr r0, [r7, #12]
- 801378e: f001 fdfa bl 8015386 <xTaskCreate>
- 8013792: 4603 mov r3, r0
- 8013794: 2b01 cmp r3, #1
- 8013796: d001 beq.n 801379c <osThreadNew+0x11c>
- hTask = NULL;
- 8013798: 2300 movs r3, #0
- 801379a: 613b str r3, [r7, #16]
- #endif
- }
- }
- }
- return ((osThreadId_t)hTask);
- 801379c: 693b ldr r3, [r7, #16]
- }
- 801379e: 4618 mov r0, r3
- 80137a0: 3728 adds r7, #40 @ 0x28
- 80137a2: 46bd mov sp, r7
- 80137a4: bd80 pop {r7, pc}
- 080137a6 <osDelay>:
- /* Return flags before clearing */
- return (rflags);
- }
- #endif /* (configUSE_OS2_THREAD_FLAGS == 1) */
- osStatus_t osDelay (uint32_t ticks) {
- 80137a6: b580 push {r7, lr}
- 80137a8: b084 sub sp, #16
- 80137aa: af00 add r7, sp, #0
- 80137ac: 6078 str r0, [r7, #4]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 80137ae: f3ef 8305 mrs r3, IPSR
- 80137b2: 60bb str r3, [r7, #8]
- return(result);
- 80137b4: 68bb ldr r3, [r7, #8]
- osStatus_t stat;
- if (IS_IRQ()) {
- 80137b6: 2b00 cmp r3, #0
- 80137b8: d003 beq.n 80137c2 <osDelay+0x1c>
- stat = osErrorISR;
- 80137ba: f06f 0305 mvn.w r3, #5
- 80137be: 60fb str r3, [r7, #12]
- 80137c0: e007 b.n 80137d2 <osDelay+0x2c>
- }
- else {
- stat = osOK;
- 80137c2: 2300 movs r3, #0
- 80137c4: 60fb str r3, [r7, #12]
- if (ticks != 0U) {
- 80137c6: 687b ldr r3, [r7, #4]
- 80137c8: 2b00 cmp r3, #0
- 80137ca: d002 beq.n 80137d2 <osDelay+0x2c>
- vTaskDelay(ticks);
- 80137cc: 6878 ldr r0, [r7, #4]
- 80137ce: f001 ff37 bl 8015640 <vTaskDelay>
- }
- }
- return (stat);
- 80137d2: 68fb ldr r3, [r7, #12]
- }
- 80137d4: 4618 mov r0, r3
- 80137d6: 3710 adds r7, #16
- 80137d8: 46bd mov sp, r7
- 80137da: bd80 pop {r7, pc}
- 080137dc <TimerCallback>:
- }
- /*---------------------------------------------------------------------------*/
- #if (configUSE_OS2_TIMER == 1)
- static void TimerCallback (TimerHandle_t hTimer) {
- 80137dc: b580 push {r7, lr}
- 80137de: b084 sub sp, #16
- 80137e0: af00 add r7, sp, #0
- 80137e2: 6078 str r0, [r7, #4]
- TimerCallback_t *callb;
- callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
- 80137e4: 6878 ldr r0, [r7, #4]
- 80137e6: f003 fc3d bl 8017064 <pvTimerGetTimerID>
- 80137ea: 60f8 str r0, [r7, #12]
- if (callb != NULL) {
- 80137ec: 68fb ldr r3, [r7, #12]
- 80137ee: 2b00 cmp r3, #0
- 80137f0: d005 beq.n 80137fe <TimerCallback+0x22>
- callb->func (callb->arg);
- 80137f2: 68fb ldr r3, [r7, #12]
- 80137f4: 681b ldr r3, [r3, #0]
- 80137f6: 68fa ldr r2, [r7, #12]
- 80137f8: 6852 ldr r2, [r2, #4]
- 80137fa: 4610 mov r0, r2
- 80137fc: 4798 blx r3
- }
- }
- 80137fe: bf00 nop
- 8013800: 3710 adds r7, #16
- 8013802: 46bd mov sp, r7
- 8013804: bd80 pop {r7, pc}
- ...
- 08013808 <osTimerNew>:
- osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
- 8013808: b580 push {r7, lr}
- 801380a: b08c sub sp, #48 @ 0x30
- 801380c: af02 add r7, sp, #8
- 801380e: 60f8 str r0, [r7, #12]
- 8013810: 607a str r2, [r7, #4]
- 8013812: 603b str r3, [r7, #0]
- 8013814: 460b mov r3, r1
- 8013816: 72fb strb r3, [r7, #11]
- TimerHandle_t hTimer;
- TimerCallback_t *callb;
- UBaseType_t reload;
- int32_t mem;
- hTimer = NULL;
- 8013818: 2300 movs r3, #0
- 801381a: 623b str r3, [r7, #32]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 801381c: f3ef 8305 mrs r3, IPSR
- 8013820: 613b str r3, [r7, #16]
- return(result);
- 8013822: 693b ldr r3, [r7, #16]
- if (!IS_IRQ() && (func != NULL)) {
- 8013824: 2b00 cmp r3, #0
- 8013826: d163 bne.n 80138f0 <osTimerNew+0xe8>
- 8013828: 68fb ldr r3, [r7, #12]
- 801382a: 2b00 cmp r3, #0
- 801382c: d060 beq.n 80138f0 <osTimerNew+0xe8>
- /* Allocate memory to store callback function and argument */
- callb = pvPortMalloc (sizeof(TimerCallback_t));
- 801382e: 2008 movs r0, #8
- 8013830: f003 fe8c bl 801754c <pvPortMalloc>
- 8013834: 6178 str r0, [r7, #20]
- if (callb != NULL) {
- 8013836: 697b ldr r3, [r7, #20]
- 8013838: 2b00 cmp r3, #0
- 801383a: d059 beq.n 80138f0 <osTimerNew+0xe8>
- callb->func = func;
- 801383c: 697b ldr r3, [r7, #20]
- 801383e: 68fa ldr r2, [r7, #12]
- 8013840: 601a str r2, [r3, #0]
- callb->arg = argument;
- 8013842: 697b ldr r3, [r7, #20]
- 8013844: 687a ldr r2, [r7, #4]
- 8013846: 605a str r2, [r3, #4]
- if (type == osTimerOnce) {
- 8013848: 7afb ldrb r3, [r7, #11]
- 801384a: 2b00 cmp r3, #0
- 801384c: d102 bne.n 8013854 <osTimerNew+0x4c>
- reload = pdFALSE;
- 801384e: 2300 movs r3, #0
- 8013850: 61fb str r3, [r7, #28]
- 8013852: e001 b.n 8013858 <osTimerNew+0x50>
- } else {
- reload = pdTRUE;
- 8013854: 2301 movs r3, #1
- 8013856: 61fb str r3, [r7, #28]
- }
- mem = -1;
- 8013858: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 801385c: 61bb str r3, [r7, #24]
- name = NULL;
- 801385e: 2300 movs r3, #0
- 8013860: 627b str r3, [r7, #36] @ 0x24
- if (attr != NULL) {
- 8013862: 683b ldr r3, [r7, #0]
- 8013864: 2b00 cmp r3, #0
- 8013866: d01c beq.n 80138a2 <osTimerNew+0x9a>
- if (attr->name != NULL) {
- 8013868: 683b ldr r3, [r7, #0]
- 801386a: 681b ldr r3, [r3, #0]
- 801386c: 2b00 cmp r3, #0
- 801386e: d002 beq.n 8013876 <osTimerNew+0x6e>
- name = attr->name;
- 8013870: 683b ldr r3, [r7, #0]
- 8013872: 681b ldr r3, [r3, #0]
- 8013874: 627b str r3, [r7, #36] @ 0x24
- }
- if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
- 8013876: 683b ldr r3, [r7, #0]
- 8013878: 689b ldr r3, [r3, #8]
- 801387a: 2b00 cmp r3, #0
- 801387c: d006 beq.n 801388c <osTimerNew+0x84>
- 801387e: 683b ldr r3, [r7, #0]
- 8013880: 68db ldr r3, [r3, #12]
- 8013882: 2b2b cmp r3, #43 @ 0x2b
- 8013884: d902 bls.n 801388c <osTimerNew+0x84>
- mem = 1;
- 8013886: 2301 movs r3, #1
- 8013888: 61bb str r3, [r7, #24]
- 801388a: e00c b.n 80138a6 <osTimerNew+0x9e>
- }
- else {
- if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
- 801388c: 683b ldr r3, [r7, #0]
- 801388e: 689b ldr r3, [r3, #8]
- 8013890: 2b00 cmp r3, #0
- 8013892: d108 bne.n 80138a6 <osTimerNew+0x9e>
- 8013894: 683b ldr r3, [r7, #0]
- 8013896: 68db ldr r3, [r3, #12]
- 8013898: 2b00 cmp r3, #0
- 801389a: d104 bne.n 80138a6 <osTimerNew+0x9e>
- mem = 0;
- 801389c: 2300 movs r3, #0
- 801389e: 61bb str r3, [r7, #24]
- 80138a0: e001 b.n 80138a6 <osTimerNew+0x9e>
- }
- }
- }
- else {
- mem = 0;
- 80138a2: 2300 movs r3, #0
- 80138a4: 61bb str r3, [r7, #24]
- }
- if (mem == 1) {
- 80138a6: 69bb ldr r3, [r7, #24]
- 80138a8: 2b01 cmp r3, #1
- 80138aa: d10c bne.n 80138c6 <osTimerNew+0xbe>
- #if (configSUPPORT_STATIC_ALLOCATION == 1)
- hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
- 80138ac: 683b ldr r3, [r7, #0]
- 80138ae: 689b ldr r3, [r3, #8]
- 80138b0: 9301 str r3, [sp, #4]
- 80138b2: 4b12 ldr r3, [pc, #72] @ (80138fc <osTimerNew+0xf4>)
- 80138b4: 9300 str r3, [sp, #0]
- 80138b6: 697b ldr r3, [r7, #20]
- 80138b8: 69fa ldr r2, [r7, #28]
- 80138ba: 2101 movs r1, #1
- 80138bc: 6a78 ldr r0, [r7, #36] @ 0x24
- 80138be: f003 f81a bl 80168f6 <xTimerCreateStatic>
- 80138c2: 6238 str r0, [r7, #32]
- 80138c4: e00b b.n 80138de <osTimerNew+0xd6>
- #endif
- }
- else {
- if (mem == 0) {
- 80138c6: 69bb ldr r3, [r7, #24]
- 80138c8: 2b00 cmp r3, #0
- 80138ca: d108 bne.n 80138de <osTimerNew+0xd6>
- #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
- hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
- 80138cc: 4b0b ldr r3, [pc, #44] @ (80138fc <osTimerNew+0xf4>)
- 80138ce: 9300 str r3, [sp, #0]
- 80138d0: 697b ldr r3, [r7, #20]
- 80138d2: 69fa ldr r2, [r7, #28]
- 80138d4: 2101 movs r1, #1
- 80138d6: 6a78 ldr r0, [r7, #36] @ 0x24
- 80138d8: f002 ffec bl 80168b4 <xTimerCreate>
- 80138dc: 6238 str r0, [r7, #32]
- #endif
- }
- }
- if ((hTimer == NULL) && (callb != NULL)) {
- 80138de: 6a3b ldr r3, [r7, #32]
- 80138e0: 2b00 cmp r3, #0
- 80138e2: d105 bne.n 80138f0 <osTimerNew+0xe8>
- 80138e4: 697b ldr r3, [r7, #20]
- 80138e6: 2b00 cmp r3, #0
- 80138e8: d002 beq.n 80138f0 <osTimerNew+0xe8>
- vPortFree (callb);
- 80138ea: 6978 ldr r0, [r7, #20]
- 80138ec: f003 fefc bl 80176e8 <vPortFree>
- }
- }
- }
- return ((osTimerId_t)hTimer);
- 80138f0: 6a3b ldr r3, [r7, #32]
- }
- 80138f2: 4618 mov r0, r3
- 80138f4: 3728 adds r7, #40 @ 0x28
- 80138f6: 46bd mov sp, r7
- 80138f8: bd80 pop {r7, pc}
- 80138fa: bf00 nop
- 80138fc: 080137dd .word 0x080137dd
- 08013900 <osTimerStart>:
- }
- return (p);
- }
- osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
- 8013900: b580 push {r7, lr}
- 8013902: b088 sub sp, #32
- 8013904: af02 add r7, sp, #8
- 8013906: 6078 str r0, [r7, #4]
- 8013908: 6039 str r1, [r7, #0]
- TimerHandle_t hTimer = (TimerHandle_t)timer_id;
- 801390a: 687b ldr r3, [r7, #4]
- 801390c: 613b str r3, [r7, #16]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 801390e: f3ef 8305 mrs r3, IPSR
- 8013912: 60fb str r3, [r7, #12]
- return(result);
- 8013914: 68fb ldr r3, [r7, #12]
- osStatus_t stat;
- if (IS_IRQ()) {
- 8013916: 2b00 cmp r3, #0
- 8013918: d003 beq.n 8013922 <osTimerStart+0x22>
- stat = osErrorISR;
- 801391a: f06f 0305 mvn.w r3, #5
- 801391e: 617b str r3, [r7, #20]
- 8013920: e017 b.n 8013952 <osTimerStart+0x52>
- }
- else if (hTimer == NULL) {
- 8013922: 693b ldr r3, [r7, #16]
- 8013924: 2b00 cmp r3, #0
- 8013926: d103 bne.n 8013930 <osTimerStart+0x30>
- stat = osErrorParameter;
- 8013928: f06f 0303 mvn.w r3, #3
- 801392c: 617b str r3, [r7, #20]
- 801392e: e010 b.n 8013952 <osTimerStart+0x52>
- }
- else {
- if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
- 8013930: 2300 movs r3, #0
- 8013932: 9300 str r3, [sp, #0]
- 8013934: 2300 movs r3, #0
- 8013936: 683a ldr r2, [r7, #0]
- 8013938: 2104 movs r1, #4
- 801393a: 6938 ldr r0, [r7, #16]
- 801393c: f003 f858 bl 80169f0 <xTimerGenericCommand>
- 8013940: 4603 mov r3, r0
- 8013942: 2b01 cmp r3, #1
- 8013944: d102 bne.n 801394c <osTimerStart+0x4c>
- stat = osOK;
- 8013946: 2300 movs r3, #0
- 8013948: 617b str r3, [r7, #20]
- 801394a: e002 b.n 8013952 <osTimerStart+0x52>
- } else {
- stat = osErrorResource;
- 801394c: f06f 0302 mvn.w r3, #2
- 8013950: 617b str r3, [r7, #20]
- }
- }
- return (stat);
- 8013952: 697b ldr r3, [r7, #20]
- }
- 8013954: 4618 mov r0, r3
- 8013956: 3718 adds r7, #24
- 8013958: 46bd mov sp, r7
- 801395a: bd80 pop {r7, pc}
- 0801395c <osTimerStop>:
- osStatus_t osTimerStop (osTimerId_t timer_id) {
- 801395c: b580 push {r7, lr}
- 801395e: b088 sub sp, #32
- 8013960: af02 add r7, sp, #8
- 8013962: 6078 str r0, [r7, #4]
- TimerHandle_t hTimer = (TimerHandle_t)timer_id;
- 8013964: 687b ldr r3, [r7, #4]
- 8013966: 613b str r3, [r7, #16]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 8013968: f3ef 8305 mrs r3, IPSR
- 801396c: 60fb str r3, [r7, #12]
- return(result);
- 801396e: 68fb ldr r3, [r7, #12]
- osStatus_t stat;
- if (IS_IRQ()) {
- 8013970: 2b00 cmp r3, #0
- 8013972: d003 beq.n 801397c <osTimerStop+0x20>
- stat = osErrorISR;
- 8013974: f06f 0305 mvn.w r3, #5
- 8013978: 617b str r3, [r7, #20]
- 801397a: e021 b.n 80139c0 <osTimerStop+0x64>
- }
- else if (hTimer == NULL) {
- 801397c: 693b ldr r3, [r7, #16]
- 801397e: 2b00 cmp r3, #0
- 8013980: d103 bne.n 801398a <osTimerStop+0x2e>
- stat = osErrorParameter;
- 8013982: f06f 0303 mvn.w r3, #3
- 8013986: 617b str r3, [r7, #20]
- 8013988: e01a b.n 80139c0 <osTimerStop+0x64>
- }
- else {
- if (xTimerIsTimerActive (hTimer) == pdFALSE) {
- 801398a: 6938 ldr r0, [r7, #16]
- 801398c: f003 fb40 bl 8017010 <xTimerIsTimerActive>
- 8013990: 4603 mov r3, r0
- 8013992: 2b00 cmp r3, #0
- 8013994: d103 bne.n 801399e <osTimerStop+0x42>
- stat = osErrorResource;
- 8013996: f06f 0302 mvn.w r3, #2
- 801399a: 617b str r3, [r7, #20]
- 801399c: e010 b.n 80139c0 <osTimerStop+0x64>
- }
- else {
- if (xTimerStop (hTimer, 0) == pdPASS) {
- 801399e: 2300 movs r3, #0
- 80139a0: 9300 str r3, [sp, #0]
- 80139a2: 2300 movs r3, #0
- 80139a4: 2200 movs r2, #0
- 80139a6: 2103 movs r1, #3
- 80139a8: 6938 ldr r0, [r7, #16]
- 80139aa: f003 f821 bl 80169f0 <xTimerGenericCommand>
- 80139ae: 4603 mov r3, r0
- 80139b0: 2b01 cmp r3, #1
- 80139b2: d102 bne.n 80139ba <osTimerStop+0x5e>
- stat = osOK;
- 80139b4: 2300 movs r3, #0
- 80139b6: 617b str r3, [r7, #20]
- 80139b8: e002 b.n 80139c0 <osTimerStop+0x64>
- } else {
- stat = osError;
- 80139ba: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 80139be: 617b str r3, [r7, #20]
- }
- }
- }
- return (stat);
- 80139c0: 697b ldr r3, [r7, #20]
- }
- 80139c2: 4618 mov r0, r3
- 80139c4: 3718 adds r7, #24
- 80139c6: 46bd mov sp, r7
- 80139c8: bd80 pop {r7, pc}
- 080139ca <osMutexNew>:
- }
- /*---------------------------------------------------------------------------*/
- #if (configUSE_OS2_MUTEX == 1)
- osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
- 80139ca: b580 push {r7, lr}
- 80139cc: b088 sub sp, #32
- 80139ce: af00 add r7, sp, #0
- 80139d0: 6078 str r0, [r7, #4]
- int32_t mem;
- #if (configQUEUE_REGISTRY_SIZE > 0)
- const char *name;
- #endif
- hMutex = NULL;
- 80139d2: 2300 movs r3, #0
- 80139d4: 61fb str r3, [r7, #28]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 80139d6: f3ef 8305 mrs r3, IPSR
- 80139da: 60bb str r3, [r7, #8]
- return(result);
- 80139dc: 68bb ldr r3, [r7, #8]
- if (!IS_IRQ()) {
- 80139de: 2b00 cmp r3, #0
- 80139e0: d174 bne.n 8013acc <osMutexNew+0x102>
- if (attr != NULL) {
- 80139e2: 687b ldr r3, [r7, #4]
- 80139e4: 2b00 cmp r3, #0
- 80139e6: d003 beq.n 80139f0 <osMutexNew+0x26>
- type = attr->attr_bits;
- 80139e8: 687b ldr r3, [r7, #4]
- 80139ea: 685b ldr r3, [r3, #4]
- 80139ec: 61bb str r3, [r7, #24]
- 80139ee: e001 b.n 80139f4 <osMutexNew+0x2a>
- } else {
- type = 0U;
- 80139f0: 2300 movs r3, #0
- 80139f2: 61bb str r3, [r7, #24]
- }
- if ((type & osMutexRecursive) == osMutexRecursive) {
- 80139f4: 69bb ldr r3, [r7, #24]
- 80139f6: f003 0301 and.w r3, r3, #1
- 80139fa: 2b00 cmp r3, #0
- 80139fc: d002 beq.n 8013a04 <osMutexNew+0x3a>
- rmtx = 1U;
- 80139fe: 2301 movs r3, #1
- 8013a00: 617b str r3, [r7, #20]
- 8013a02: e001 b.n 8013a08 <osMutexNew+0x3e>
- } else {
- rmtx = 0U;
- 8013a04: 2300 movs r3, #0
- 8013a06: 617b str r3, [r7, #20]
- }
- if ((type & osMutexRobust) != osMutexRobust) {
- 8013a08: 69bb ldr r3, [r7, #24]
- 8013a0a: f003 0308 and.w r3, r3, #8
- 8013a0e: 2b00 cmp r3, #0
- 8013a10: d15c bne.n 8013acc <osMutexNew+0x102>
- mem = -1;
- 8013a12: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8013a16: 613b str r3, [r7, #16]
- if (attr != NULL) {
- 8013a18: 687b ldr r3, [r7, #4]
- 8013a1a: 2b00 cmp r3, #0
- 8013a1c: d015 beq.n 8013a4a <osMutexNew+0x80>
- if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
- 8013a1e: 687b ldr r3, [r7, #4]
- 8013a20: 689b ldr r3, [r3, #8]
- 8013a22: 2b00 cmp r3, #0
- 8013a24: d006 beq.n 8013a34 <osMutexNew+0x6a>
- 8013a26: 687b ldr r3, [r7, #4]
- 8013a28: 68db ldr r3, [r3, #12]
- 8013a2a: 2b4f cmp r3, #79 @ 0x4f
- 8013a2c: d902 bls.n 8013a34 <osMutexNew+0x6a>
- mem = 1;
- 8013a2e: 2301 movs r3, #1
- 8013a30: 613b str r3, [r7, #16]
- 8013a32: e00c b.n 8013a4e <osMutexNew+0x84>
- }
- else {
- if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
- 8013a34: 687b ldr r3, [r7, #4]
- 8013a36: 689b ldr r3, [r3, #8]
- 8013a38: 2b00 cmp r3, #0
- 8013a3a: d108 bne.n 8013a4e <osMutexNew+0x84>
- 8013a3c: 687b ldr r3, [r7, #4]
- 8013a3e: 68db ldr r3, [r3, #12]
- 8013a40: 2b00 cmp r3, #0
- 8013a42: d104 bne.n 8013a4e <osMutexNew+0x84>
- mem = 0;
- 8013a44: 2300 movs r3, #0
- 8013a46: 613b str r3, [r7, #16]
- 8013a48: e001 b.n 8013a4e <osMutexNew+0x84>
- }
- }
- }
- else {
- mem = 0;
- 8013a4a: 2300 movs r3, #0
- 8013a4c: 613b str r3, [r7, #16]
- }
- if (mem == 1) {
- 8013a4e: 693b ldr r3, [r7, #16]
- 8013a50: 2b01 cmp r3, #1
- 8013a52: d112 bne.n 8013a7a <osMutexNew+0xb0>
- #if (configSUPPORT_STATIC_ALLOCATION == 1)
- if (rmtx != 0U) {
- 8013a54: 697b ldr r3, [r7, #20]
- 8013a56: 2b00 cmp r3, #0
- 8013a58: d007 beq.n 8013a6a <osMutexNew+0xa0>
- #if (configUSE_RECURSIVE_MUTEXES == 1)
- hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
- 8013a5a: 687b ldr r3, [r7, #4]
- 8013a5c: 689b ldr r3, [r3, #8]
- 8013a5e: 4619 mov r1, r3
- 8013a60: 2004 movs r0, #4
- 8013a62: f000 fc50 bl 8014306 <xQueueCreateMutexStatic>
- 8013a66: 61f8 str r0, [r7, #28]
- 8013a68: e016 b.n 8013a98 <osMutexNew+0xce>
- #endif
- }
- else {
- hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
- 8013a6a: 687b ldr r3, [r7, #4]
- 8013a6c: 689b ldr r3, [r3, #8]
- 8013a6e: 4619 mov r1, r3
- 8013a70: 2001 movs r0, #1
- 8013a72: f000 fc48 bl 8014306 <xQueueCreateMutexStatic>
- 8013a76: 61f8 str r0, [r7, #28]
- 8013a78: e00e b.n 8013a98 <osMutexNew+0xce>
- }
- #endif
- }
- else {
- if (mem == 0) {
- 8013a7a: 693b ldr r3, [r7, #16]
- 8013a7c: 2b00 cmp r3, #0
- 8013a7e: d10b bne.n 8013a98 <osMutexNew+0xce>
- #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
- if (rmtx != 0U) {
- 8013a80: 697b ldr r3, [r7, #20]
- 8013a82: 2b00 cmp r3, #0
- 8013a84: d004 beq.n 8013a90 <osMutexNew+0xc6>
- #if (configUSE_RECURSIVE_MUTEXES == 1)
- hMutex = xSemaphoreCreateRecursiveMutex ();
- 8013a86: 2004 movs r0, #4
- 8013a88: f000 fc25 bl 80142d6 <xQueueCreateMutex>
- 8013a8c: 61f8 str r0, [r7, #28]
- 8013a8e: e003 b.n 8013a98 <osMutexNew+0xce>
- #endif
- } else {
- hMutex = xSemaphoreCreateMutex ();
- 8013a90: 2001 movs r0, #1
- 8013a92: f000 fc20 bl 80142d6 <xQueueCreateMutex>
- 8013a96: 61f8 str r0, [r7, #28]
- #endif
- }
- }
- #if (configQUEUE_REGISTRY_SIZE > 0)
- if (hMutex != NULL) {
- 8013a98: 69fb ldr r3, [r7, #28]
- 8013a9a: 2b00 cmp r3, #0
- 8013a9c: d00c beq.n 8013ab8 <osMutexNew+0xee>
- if (attr != NULL) {
- 8013a9e: 687b ldr r3, [r7, #4]
- 8013aa0: 2b00 cmp r3, #0
- 8013aa2: d003 beq.n 8013aac <osMutexNew+0xe2>
- name = attr->name;
- 8013aa4: 687b ldr r3, [r7, #4]
- 8013aa6: 681b ldr r3, [r3, #0]
- 8013aa8: 60fb str r3, [r7, #12]
- 8013aaa: e001 b.n 8013ab0 <osMutexNew+0xe6>
- } else {
- name = NULL;
- 8013aac: 2300 movs r3, #0
- 8013aae: 60fb str r3, [r7, #12]
- }
- vQueueAddToRegistry (hMutex, name);
- 8013ab0: 68f9 ldr r1, [r7, #12]
- 8013ab2: 69f8 ldr r0, [r7, #28]
- 8013ab4: f001 f9ea bl 8014e8c <vQueueAddToRegistry>
- }
- #endif
- if ((hMutex != NULL) && (rmtx != 0U)) {
- 8013ab8: 69fb ldr r3, [r7, #28]
- 8013aba: 2b00 cmp r3, #0
- 8013abc: d006 beq.n 8013acc <osMutexNew+0x102>
- 8013abe: 697b ldr r3, [r7, #20]
- 8013ac0: 2b00 cmp r3, #0
- 8013ac2: d003 beq.n 8013acc <osMutexNew+0x102>
- hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
- 8013ac4: 69fb ldr r3, [r7, #28]
- 8013ac6: f043 0301 orr.w r3, r3, #1
- 8013aca: 61fb str r3, [r7, #28]
- }
- }
- }
- return ((osMutexId_t)hMutex);
- 8013acc: 69fb ldr r3, [r7, #28]
- }
- 8013ace: 4618 mov r0, r3
- 8013ad0: 3720 adds r7, #32
- 8013ad2: 46bd mov sp, r7
- 8013ad4: bd80 pop {r7, pc}
- 08013ad6 <osMutexAcquire>:
- osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
- 8013ad6: b580 push {r7, lr}
- 8013ad8: b086 sub sp, #24
- 8013ada: af00 add r7, sp, #0
- 8013adc: 6078 str r0, [r7, #4]
- 8013ade: 6039 str r1, [r7, #0]
- SemaphoreHandle_t hMutex;
- osStatus_t stat;
- uint32_t rmtx;
- hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
- 8013ae0: 687b ldr r3, [r7, #4]
- 8013ae2: f023 0301 bic.w r3, r3, #1
- 8013ae6: 613b str r3, [r7, #16]
- rmtx = (uint32_t)mutex_id & 1U;
- 8013ae8: 687b ldr r3, [r7, #4]
- 8013aea: f003 0301 and.w r3, r3, #1
- 8013aee: 60fb str r3, [r7, #12]
- stat = osOK;
- 8013af0: 2300 movs r3, #0
- 8013af2: 617b str r3, [r7, #20]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 8013af4: f3ef 8305 mrs r3, IPSR
- 8013af8: 60bb str r3, [r7, #8]
- return(result);
- 8013afa: 68bb ldr r3, [r7, #8]
- if (IS_IRQ()) {
- 8013afc: 2b00 cmp r3, #0
- 8013afe: d003 beq.n 8013b08 <osMutexAcquire+0x32>
- stat = osErrorISR;
- 8013b00: f06f 0305 mvn.w r3, #5
- 8013b04: 617b str r3, [r7, #20]
- 8013b06: e02c b.n 8013b62 <osMutexAcquire+0x8c>
- }
- else if (hMutex == NULL) {
- 8013b08: 693b ldr r3, [r7, #16]
- 8013b0a: 2b00 cmp r3, #0
- 8013b0c: d103 bne.n 8013b16 <osMutexAcquire+0x40>
- stat = osErrorParameter;
- 8013b0e: f06f 0303 mvn.w r3, #3
- 8013b12: 617b str r3, [r7, #20]
- 8013b14: e025 b.n 8013b62 <osMutexAcquire+0x8c>
- }
- else {
- if (rmtx != 0U) {
- 8013b16: 68fb ldr r3, [r7, #12]
- 8013b18: 2b00 cmp r3, #0
- 8013b1a: d011 beq.n 8013b40 <osMutexAcquire+0x6a>
- #if (configUSE_RECURSIVE_MUTEXES == 1)
- if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
- 8013b1c: 6839 ldr r1, [r7, #0]
- 8013b1e: 6938 ldr r0, [r7, #16]
- 8013b20: f000 fc41 bl 80143a6 <xQueueTakeMutexRecursive>
- 8013b24: 4603 mov r3, r0
- 8013b26: 2b01 cmp r3, #1
- 8013b28: d01b beq.n 8013b62 <osMutexAcquire+0x8c>
- if (timeout != 0U) {
- 8013b2a: 683b ldr r3, [r7, #0]
- 8013b2c: 2b00 cmp r3, #0
- 8013b2e: d003 beq.n 8013b38 <osMutexAcquire+0x62>
- stat = osErrorTimeout;
- 8013b30: f06f 0301 mvn.w r3, #1
- 8013b34: 617b str r3, [r7, #20]
- 8013b36: e014 b.n 8013b62 <osMutexAcquire+0x8c>
- } else {
- stat = osErrorResource;
- 8013b38: f06f 0302 mvn.w r3, #2
- 8013b3c: 617b str r3, [r7, #20]
- 8013b3e: e010 b.n 8013b62 <osMutexAcquire+0x8c>
- }
- }
- #endif
- }
- else {
- if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
- 8013b40: 6839 ldr r1, [r7, #0]
- 8013b42: 6938 ldr r0, [r7, #16]
- 8013b44: f000 fee8 bl 8014918 <xQueueSemaphoreTake>
- 8013b48: 4603 mov r3, r0
- 8013b4a: 2b01 cmp r3, #1
- 8013b4c: d009 beq.n 8013b62 <osMutexAcquire+0x8c>
- if (timeout != 0U) {
- 8013b4e: 683b ldr r3, [r7, #0]
- 8013b50: 2b00 cmp r3, #0
- 8013b52: d003 beq.n 8013b5c <osMutexAcquire+0x86>
- stat = osErrorTimeout;
- 8013b54: f06f 0301 mvn.w r3, #1
- 8013b58: 617b str r3, [r7, #20]
- 8013b5a: e002 b.n 8013b62 <osMutexAcquire+0x8c>
- } else {
- stat = osErrorResource;
- 8013b5c: f06f 0302 mvn.w r3, #2
- 8013b60: 617b str r3, [r7, #20]
- }
- }
- }
- }
- return (stat);
- 8013b62: 697b ldr r3, [r7, #20]
- }
- 8013b64: 4618 mov r0, r3
- 8013b66: 3718 adds r7, #24
- 8013b68: 46bd mov sp, r7
- 8013b6a: bd80 pop {r7, pc}
- 08013b6c <osMutexRelease>:
- osStatus_t osMutexRelease (osMutexId_t mutex_id) {
- 8013b6c: b580 push {r7, lr}
- 8013b6e: b086 sub sp, #24
- 8013b70: af00 add r7, sp, #0
- 8013b72: 6078 str r0, [r7, #4]
- SemaphoreHandle_t hMutex;
- osStatus_t stat;
- uint32_t rmtx;
- hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
- 8013b74: 687b ldr r3, [r7, #4]
- 8013b76: f023 0301 bic.w r3, r3, #1
- 8013b7a: 613b str r3, [r7, #16]
- rmtx = (uint32_t)mutex_id & 1U;
- 8013b7c: 687b ldr r3, [r7, #4]
- 8013b7e: f003 0301 and.w r3, r3, #1
- 8013b82: 60fb str r3, [r7, #12]
- stat = osOK;
- 8013b84: 2300 movs r3, #0
- 8013b86: 617b str r3, [r7, #20]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 8013b88: f3ef 8305 mrs r3, IPSR
- 8013b8c: 60bb str r3, [r7, #8]
- return(result);
- 8013b8e: 68bb ldr r3, [r7, #8]
- if (IS_IRQ()) {
- 8013b90: 2b00 cmp r3, #0
- 8013b92: d003 beq.n 8013b9c <osMutexRelease+0x30>
- stat = osErrorISR;
- 8013b94: f06f 0305 mvn.w r3, #5
- 8013b98: 617b str r3, [r7, #20]
- 8013b9a: e01f b.n 8013bdc <osMutexRelease+0x70>
- }
- else if (hMutex == NULL) {
- 8013b9c: 693b ldr r3, [r7, #16]
- 8013b9e: 2b00 cmp r3, #0
- 8013ba0: d103 bne.n 8013baa <osMutexRelease+0x3e>
- stat = osErrorParameter;
- 8013ba2: f06f 0303 mvn.w r3, #3
- 8013ba6: 617b str r3, [r7, #20]
- 8013ba8: e018 b.n 8013bdc <osMutexRelease+0x70>
- }
- else {
- if (rmtx != 0U) {
- 8013baa: 68fb ldr r3, [r7, #12]
- 8013bac: 2b00 cmp r3, #0
- 8013bae: d009 beq.n 8013bc4 <osMutexRelease+0x58>
- #if (configUSE_RECURSIVE_MUTEXES == 1)
- if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
- 8013bb0: 6938 ldr r0, [r7, #16]
- 8013bb2: f000 fbc3 bl 801433c <xQueueGiveMutexRecursive>
- 8013bb6: 4603 mov r3, r0
- 8013bb8: 2b01 cmp r3, #1
- 8013bba: d00f beq.n 8013bdc <osMutexRelease+0x70>
- stat = osErrorResource;
- 8013bbc: f06f 0302 mvn.w r3, #2
- 8013bc0: 617b str r3, [r7, #20]
- 8013bc2: e00b b.n 8013bdc <osMutexRelease+0x70>
- }
- #endif
- }
- else {
- if (xSemaphoreGive (hMutex) != pdPASS) {
- 8013bc4: 2300 movs r3, #0
- 8013bc6: 2200 movs r2, #0
- 8013bc8: 2100 movs r1, #0
- 8013bca: 6938 ldr r0, [r7, #16]
- 8013bcc: f000 fc22 bl 8014414 <xQueueGenericSend>
- 8013bd0: 4603 mov r3, r0
- 8013bd2: 2b01 cmp r3, #1
- 8013bd4: d002 beq.n 8013bdc <osMutexRelease+0x70>
- stat = osErrorResource;
- 8013bd6: f06f 0302 mvn.w r3, #2
- 8013bda: 617b str r3, [r7, #20]
- }
- }
- }
- return (stat);
- 8013bdc: 697b ldr r3, [r7, #20]
- }
- 8013bde: 4618 mov r0, r3
- 8013be0: 3718 adds r7, #24
- 8013be2: 46bd mov sp, r7
- 8013be4: bd80 pop {r7, pc}
- 08013be6 <osMessageQueueNew>:
- return (stat);
- }
- /*---------------------------------------------------------------------------*/
- osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
- 8013be6: b580 push {r7, lr}
- 8013be8: b08a sub sp, #40 @ 0x28
- 8013bea: af02 add r7, sp, #8
- 8013bec: 60f8 str r0, [r7, #12]
- 8013bee: 60b9 str r1, [r7, #8]
- 8013bf0: 607a str r2, [r7, #4]
- int32_t mem;
- #if (configQUEUE_REGISTRY_SIZE > 0)
- const char *name;
- #endif
- hQueue = NULL;
- 8013bf2: 2300 movs r3, #0
- 8013bf4: 61fb str r3, [r7, #28]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 8013bf6: f3ef 8305 mrs r3, IPSR
- 8013bfa: 613b str r3, [r7, #16]
- return(result);
- 8013bfc: 693b ldr r3, [r7, #16]
- if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
- 8013bfe: 2b00 cmp r3, #0
- 8013c00: d15f bne.n 8013cc2 <osMessageQueueNew+0xdc>
- 8013c02: 68fb ldr r3, [r7, #12]
- 8013c04: 2b00 cmp r3, #0
- 8013c06: d05c beq.n 8013cc2 <osMessageQueueNew+0xdc>
- 8013c08: 68bb ldr r3, [r7, #8]
- 8013c0a: 2b00 cmp r3, #0
- 8013c0c: d059 beq.n 8013cc2 <osMessageQueueNew+0xdc>
- mem = -1;
- 8013c0e: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8013c12: 61bb str r3, [r7, #24]
- if (attr != NULL) {
- 8013c14: 687b ldr r3, [r7, #4]
- 8013c16: 2b00 cmp r3, #0
- 8013c18: d029 beq.n 8013c6e <osMessageQueueNew+0x88>
- if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
- 8013c1a: 687b ldr r3, [r7, #4]
- 8013c1c: 689b ldr r3, [r3, #8]
- 8013c1e: 2b00 cmp r3, #0
- 8013c20: d012 beq.n 8013c48 <osMessageQueueNew+0x62>
- 8013c22: 687b ldr r3, [r7, #4]
- 8013c24: 68db ldr r3, [r3, #12]
- 8013c26: 2b4f cmp r3, #79 @ 0x4f
- 8013c28: d90e bls.n 8013c48 <osMessageQueueNew+0x62>
- (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
- 8013c2a: 687b ldr r3, [r7, #4]
- 8013c2c: 691b ldr r3, [r3, #16]
- if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
- 8013c2e: 2b00 cmp r3, #0
- 8013c30: d00a beq.n 8013c48 <osMessageQueueNew+0x62>
- (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
- 8013c32: 687b ldr r3, [r7, #4]
- 8013c34: 695a ldr r2, [r3, #20]
- 8013c36: 68fb ldr r3, [r7, #12]
- 8013c38: 68b9 ldr r1, [r7, #8]
- 8013c3a: fb01 f303 mul.w r3, r1, r3
- 8013c3e: 429a cmp r2, r3
- 8013c40: d302 bcc.n 8013c48 <osMessageQueueNew+0x62>
- mem = 1;
- 8013c42: 2301 movs r3, #1
- 8013c44: 61bb str r3, [r7, #24]
- 8013c46: e014 b.n 8013c72 <osMessageQueueNew+0x8c>
- }
- else {
- if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
- 8013c48: 687b ldr r3, [r7, #4]
- 8013c4a: 689b ldr r3, [r3, #8]
- 8013c4c: 2b00 cmp r3, #0
- 8013c4e: d110 bne.n 8013c72 <osMessageQueueNew+0x8c>
- 8013c50: 687b ldr r3, [r7, #4]
- 8013c52: 68db ldr r3, [r3, #12]
- 8013c54: 2b00 cmp r3, #0
- 8013c56: d10c bne.n 8013c72 <osMessageQueueNew+0x8c>
- (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
- 8013c58: 687b ldr r3, [r7, #4]
- 8013c5a: 691b ldr r3, [r3, #16]
- if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
- 8013c5c: 2b00 cmp r3, #0
- 8013c5e: d108 bne.n 8013c72 <osMessageQueueNew+0x8c>
- (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
- 8013c60: 687b ldr r3, [r7, #4]
- 8013c62: 695b ldr r3, [r3, #20]
- 8013c64: 2b00 cmp r3, #0
- 8013c66: d104 bne.n 8013c72 <osMessageQueueNew+0x8c>
- mem = 0;
- 8013c68: 2300 movs r3, #0
- 8013c6a: 61bb str r3, [r7, #24]
- 8013c6c: e001 b.n 8013c72 <osMessageQueueNew+0x8c>
- }
- }
- }
- else {
- mem = 0;
- 8013c6e: 2300 movs r3, #0
- 8013c70: 61bb str r3, [r7, #24]
- }
- if (mem == 1) {
- 8013c72: 69bb ldr r3, [r7, #24]
- 8013c74: 2b01 cmp r3, #1
- 8013c76: d10b bne.n 8013c90 <osMessageQueueNew+0xaa>
- #if (configSUPPORT_STATIC_ALLOCATION == 1)
- hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
- 8013c78: 687b ldr r3, [r7, #4]
- 8013c7a: 691a ldr r2, [r3, #16]
- 8013c7c: 687b ldr r3, [r7, #4]
- 8013c7e: 689b ldr r3, [r3, #8]
- 8013c80: 2100 movs r1, #0
- 8013c82: 9100 str r1, [sp, #0]
- 8013c84: 68b9 ldr r1, [r7, #8]
- 8013c86: 68f8 ldr r0, [r7, #12]
- 8013c88: f000 fa30 bl 80140ec <xQueueGenericCreateStatic>
- 8013c8c: 61f8 str r0, [r7, #28]
- 8013c8e: e008 b.n 8013ca2 <osMessageQueueNew+0xbc>
- #endif
- }
- else {
- if (mem == 0) {
- 8013c90: 69bb ldr r3, [r7, #24]
- 8013c92: 2b00 cmp r3, #0
- 8013c94: d105 bne.n 8013ca2 <osMessageQueueNew+0xbc>
- #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
- hQueue = xQueueCreate (msg_count, msg_size);
- 8013c96: 2200 movs r2, #0
- 8013c98: 68b9 ldr r1, [r7, #8]
- 8013c9a: 68f8 ldr r0, [r7, #12]
- 8013c9c: f000 faa3 bl 80141e6 <xQueueGenericCreate>
- 8013ca0: 61f8 str r0, [r7, #28]
- #endif
- }
- }
- #if (configQUEUE_REGISTRY_SIZE > 0)
- if (hQueue != NULL) {
- 8013ca2: 69fb ldr r3, [r7, #28]
- 8013ca4: 2b00 cmp r3, #0
- 8013ca6: d00c beq.n 8013cc2 <osMessageQueueNew+0xdc>
- if (attr != NULL) {
- 8013ca8: 687b ldr r3, [r7, #4]
- 8013caa: 2b00 cmp r3, #0
- 8013cac: d003 beq.n 8013cb6 <osMessageQueueNew+0xd0>
- name = attr->name;
- 8013cae: 687b ldr r3, [r7, #4]
- 8013cb0: 681b ldr r3, [r3, #0]
- 8013cb2: 617b str r3, [r7, #20]
- 8013cb4: e001 b.n 8013cba <osMessageQueueNew+0xd4>
- } else {
- name = NULL;
- 8013cb6: 2300 movs r3, #0
- 8013cb8: 617b str r3, [r7, #20]
- }
- vQueueAddToRegistry (hQueue, name);
- 8013cba: 6979 ldr r1, [r7, #20]
- 8013cbc: 69f8 ldr r0, [r7, #28]
- 8013cbe: f001 f8e5 bl 8014e8c <vQueueAddToRegistry>
- }
- #endif
- }
- return ((osMessageQueueId_t)hQueue);
- 8013cc2: 69fb ldr r3, [r7, #28]
- }
- 8013cc4: 4618 mov r0, r3
- 8013cc6: 3720 adds r7, #32
- 8013cc8: 46bd mov sp, r7
- 8013cca: bd80 pop {r7, pc}
- 08013ccc <osMessageQueuePut>:
- osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
- 8013ccc: b580 push {r7, lr}
- 8013cce: b088 sub sp, #32
- 8013cd0: af00 add r7, sp, #0
- 8013cd2: 60f8 str r0, [r7, #12]
- 8013cd4: 60b9 str r1, [r7, #8]
- 8013cd6: 603b str r3, [r7, #0]
- 8013cd8: 4613 mov r3, r2
- 8013cda: 71fb strb r3, [r7, #7]
- QueueHandle_t hQueue = (QueueHandle_t)mq_id;
- 8013cdc: 68fb ldr r3, [r7, #12]
- 8013cde: 61bb str r3, [r7, #24]
- osStatus_t stat;
- BaseType_t yield;
- (void)msg_prio; /* Message priority is ignored */
- stat = osOK;
- 8013ce0: 2300 movs r3, #0
- 8013ce2: 61fb str r3, [r7, #28]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 8013ce4: f3ef 8305 mrs r3, IPSR
- 8013ce8: 617b str r3, [r7, #20]
- return(result);
- 8013cea: 697b ldr r3, [r7, #20]
- if (IS_IRQ()) {
- 8013cec: 2b00 cmp r3, #0
- 8013cee: d028 beq.n 8013d42 <osMessageQueuePut+0x76>
- if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
- 8013cf0: 69bb ldr r3, [r7, #24]
- 8013cf2: 2b00 cmp r3, #0
- 8013cf4: d005 beq.n 8013d02 <osMessageQueuePut+0x36>
- 8013cf6: 68bb ldr r3, [r7, #8]
- 8013cf8: 2b00 cmp r3, #0
- 8013cfa: d002 beq.n 8013d02 <osMessageQueuePut+0x36>
- 8013cfc: 683b ldr r3, [r7, #0]
- 8013cfe: 2b00 cmp r3, #0
- 8013d00: d003 beq.n 8013d0a <osMessageQueuePut+0x3e>
- stat = osErrorParameter;
- 8013d02: f06f 0303 mvn.w r3, #3
- 8013d06: 61fb str r3, [r7, #28]
- 8013d08: e038 b.n 8013d7c <osMessageQueuePut+0xb0>
- }
- else {
- yield = pdFALSE;
- 8013d0a: 2300 movs r3, #0
- 8013d0c: 613b str r3, [r7, #16]
- if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
- 8013d0e: f107 0210 add.w r2, r7, #16
- 8013d12: 2300 movs r3, #0
- 8013d14: 68b9 ldr r1, [r7, #8]
- 8013d16: 69b8 ldr r0, [r7, #24]
- 8013d18: f000 fc7e bl 8014618 <xQueueGenericSendFromISR>
- 8013d1c: 4603 mov r3, r0
- 8013d1e: 2b01 cmp r3, #1
- 8013d20: d003 beq.n 8013d2a <osMessageQueuePut+0x5e>
- stat = osErrorResource;
- 8013d22: f06f 0302 mvn.w r3, #2
- 8013d26: 61fb str r3, [r7, #28]
- 8013d28: e028 b.n 8013d7c <osMessageQueuePut+0xb0>
- } else {
- portYIELD_FROM_ISR (yield);
- 8013d2a: 693b ldr r3, [r7, #16]
- 8013d2c: 2b00 cmp r3, #0
- 8013d2e: d025 beq.n 8013d7c <osMessageQueuePut+0xb0>
- 8013d30: 4b15 ldr r3, [pc, #84] @ (8013d88 <osMessageQueuePut+0xbc>)
- 8013d32: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8013d36: 601a str r2, [r3, #0]
- 8013d38: f3bf 8f4f dsb sy
- 8013d3c: f3bf 8f6f isb sy
- 8013d40: e01c b.n 8013d7c <osMessageQueuePut+0xb0>
- }
- }
- }
- else {
- if ((hQueue == NULL) || (msg_ptr == NULL)) {
- 8013d42: 69bb ldr r3, [r7, #24]
- 8013d44: 2b00 cmp r3, #0
- 8013d46: d002 beq.n 8013d4e <osMessageQueuePut+0x82>
- 8013d48: 68bb ldr r3, [r7, #8]
- 8013d4a: 2b00 cmp r3, #0
- 8013d4c: d103 bne.n 8013d56 <osMessageQueuePut+0x8a>
- stat = osErrorParameter;
- 8013d4e: f06f 0303 mvn.w r3, #3
- 8013d52: 61fb str r3, [r7, #28]
- 8013d54: e012 b.n 8013d7c <osMessageQueuePut+0xb0>
- }
- else {
- if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
- 8013d56: 2300 movs r3, #0
- 8013d58: 683a ldr r2, [r7, #0]
- 8013d5a: 68b9 ldr r1, [r7, #8]
- 8013d5c: 69b8 ldr r0, [r7, #24]
- 8013d5e: f000 fb59 bl 8014414 <xQueueGenericSend>
- 8013d62: 4603 mov r3, r0
- 8013d64: 2b01 cmp r3, #1
- 8013d66: d009 beq.n 8013d7c <osMessageQueuePut+0xb0>
- if (timeout != 0U) {
- 8013d68: 683b ldr r3, [r7, #0]
- 8013d6a: 2b00 cmp r3, #0
- 8013d6c: d003 beq.n 8013d76 <osMessageQueuePut+0xaa>
- stat = osErrorTimeout;
- 8013d6e: f06f 0301 mvn.w r3, #1
- 8013d72: 61fb str r3, [r7, #28]
- 8013d74: e002 b.n 8013d7c <osMessageQueuePut+0xb0>
- } else {
- stat = osErrorResource;
- 8013d76: f06f 0302 mvn.w r3, #2
- 8013d7a: 61fb str r3, [r7, #28]
- }
- }
- }
- }
- return (stat);
- 8013d7c: 69fb ldr r3, [r7, #28]
- }
- 8013d7e: 4618 mov r0, r3
- 8013d80: 3720 adds r7, #32
- 8013d82: 46bd mov sp, r7
- 8013d84: bd80 pop {r7, pc}
- 8013d86: bf00 nop
- 8013d88: e000ed04 .word 0xe000ed04
- 08013d8c <osMessageQueueGet>:
- osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
- 8013d8c: b580 push {r7, lr}
- 8013d8e: b088 sub sp, #32
- 8013d90: af00 add r7, sp, #0
- 8013d92: 60f8 str r0, [r7, #12]
- 8013d94: 60b9 str r1, [r7, #8]
- 8013d96: 607a str r2, [r7, #4]
- 8013d98: 603b str r3, [r7, #0]
- QueueHandle_t hQueue = (QueueHandle_t)mq_id;
- 8013d9a: 68fb ldr r3, [r7, #12]
- 8013d9c: 61bb str r3, [r7, #24]
- osStatus_t stat;
- BaseType_t yield;
- (void)msg_prio; /* Message priority is ignored */
- stat = osOK;
- 8013d9e: 2300 movs r3, #0
- 8013da0: 61fb str r3, [r7, #28]
- __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
- 8013da2: f3ef 8305 mrs r3, IPSR
- 8013da6: 617b str r3, [r7, #20]
- return(result);
- 8013da8: 697b ldr r3, [r7, #20]
- if (IS_IRQ()) {
- 8013daa: 2b00 cmp r3, #0
- 8013dac: d028 beq.n 8013e00 <osMessageQueueGet+0x74>
- if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
- 8013dae: 69bb ldr r3, [r7, #24]
- 8013db0: 2b00 cmp r3, #0
- 8013db2: d005 beq.n 8013dc0 <osMessageQueueGet+0x34>
- 8013db4: 68bb ldr r3, [r7, #8]
- 8013db6: 2b00 cmp r3, #0
- 8013db8: d002 beq.n 8013dc0 <osMessageQueueGet+0x34>
- 8013dba: 683b ldr r3, [r7, #0]
- 8013dbc: 2b00 cmp r3, #0
- 8013dbe: d003 beq.n 8013dc8 <osMessageQueueGet+0x3c>
- stat = osErrorParameter;
- 8013dc0: f06f 0303 mvn.w r3, #3
- 8013dc4: 61fb str r3, [r7, #28]
- 8013dc6: e037 b.n 8013e38 <osMessageQueueGet+0xac>
- }
- else {
- yield = pdFALSE;
- 8013dc8: 2300 movs r3, #0
- 8013dca: 613b str r3, [r7, #16]
- if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
- 8013dcc: f107 0310 add.w r3, r7, #16
- 8013dd0: 461a mov r2, r3
- 8013dd2: 68b9 ldr r1, [r7, #8]
- 8013dd4: 69b8 ldr r0, [r7, #24]
- 8013dd6: f000 feaf bl 8014b38 <xQueueReceiveFromISR>
- 8013dda: 4603 mov r3, r0
- 8013ddc: 2b01 cmp r3, #1
- 8013dde: d003 beq.n 8013de8 <osMessageQueueGet+0x5c>
- stat = osErrorResource;
- 8013de0: f06f 0302 mvn.w r3, #2
- 8013de4: 61fb str r3, [r7, #28]
- 8013de6: e027 b.n 8013e38 <osMessageQueueGet+0xac>
- } else {
- portYIELD_FROM_ISR (yield);
- 8013de8: 693b ldr r3, [r7, #16]
- 8013dea: 2b00 cmp r3, #0
- 8013dec: d024 beq.n 8013e38 <osMessageQueueGet+0xac>
- 8013dee: 4b15 ldr r3, [pc, #84] @ (8013e44 <osMessageQueueGet+0xb8>)
- 8013df0: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8013df4: 601a str r2, [r3, #0]
- 8013df6: f3bf 8f4f dsb sy
- 8013dfa: f3bf 8f6f isb sy
- 8013dfe: e01b b.n 8013e38 <osMessageQueueGet+0xac>
- }
- }
- }
- else {
- if ((hQueue == NULL) || (msg_ptr == NULL)) {
- 8013e00: 69bb ldr r3, [r7, #24]
- 8013e02: 2b00 cmp r3, #0
- 8013e04: d002 beq.n 8013e0c <osMessageQueueGet+0x80>
- 8013e06: 68bb ldr r3, [r7, #8]
- 8013e08: 2b00 cmp r3, #0
- 8013e0a: d103 bne.n 8013e14 <osMessageQueueGet+0x88>
- stat = osErrorParameter;
- 8013e0c: f06f 0303 mvn.w r3, #3
- 8013e10: 61fb str r3, [r7, #28]
- 8013e12: e011 b.n 8013e38 <osMessageQueueGet+0xac>
- }
- else {
- if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
- 8013e14: 683a ldr r2, [r7, #0]
- 8013e16: 68b9 ldr r1, [r7, #8]
- 8013e18: 69b8 ldr r0, [r7, #24]
- 8013e1a: f000 fc9b bl 8014754 <xQueueReceive>
- 8013e1e: 4603 mov r3, r0
- 8013e20: 2b01 cmp r3, #1
- 8013e22: d009 beq.n 8013e38 <osMessageQueueGet+0xac>
- if (timeout != 0U) {
- 8013e24: 683b ldr r3, [r7, #0]
- 8013e26: 2b00 cmp r3, #0
- 8013e28: d003 beq.n 8013e32 <osMessageQueueGet+0xa6>
- stat = osErrorTimeout;
- 8013e2a: f06f 0301 mvn.w r3, #1
- 8013e2e: 61fb str r3, [r7, #28]
- 8013e30: e002 b.n 8013e38 <osMessageQueueGet+0xac>
- } else {
- stat = osErrorResource;
- 8013e32: f06f 0302 mvn.w r3, #2
- 8013e36: 61fb str r3, [r7, #28]
- }
- }
- }
- }
- return (stat);
- 8013e38: 69fb ldr r3, [r7, #28]
- }
- 8013e3a: 4618 mov r0, r3
- 8013e3c: 3720 adds r7, #32
- 8013e3e: 46bd mov sp, r7
- 8013e40: bd80 pop {r7, pc}
- 8013e42: bf00 nop
- 8013e44: e000ed04 .word 0xe000ed04
- 08013e48 <vApplicationGetIdleTaskMemory>:
- /*
- vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
- equals to 1 and is required for static memory allocation support.
- */
- __WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
- 8013e48: b480 push {r7}
- 8013e4a: b085 sub sp, #20
- 8013e4c: af00 add r7, sp, #0
- 8013e4e: 60f8 str r0, [r7, #12]
- 8013e50: 60b9 str r1, [r7, #8]
- 8013e52: 607a str r2, [r7, #4]
- /* Idle task control block and stack */
- static StaticTask_t Idle_TCB;
- static StackType_t Idle_Stack[configMINIMAL_STACK_SIZE];
- *ppxIdleTaskTCBBuffer = &Idle_TCB;
- 8013e54: 68fb ldr r3, [r7, #12]
- 8013e56: 4a07 ldr r2, [pc, #28] @ (8013e74 <vApplicationGetIdleTaskMemory+0x2c>)
- 8013e58: 601a str r2, [r3, #0]
- *ppxIdleTaskStackBuffer = &Idle_Stack[0];
- 8013e5a: 68bb ldr r3, [r7, #8]
- 8013e5c: 4a06 ldr r2, [pc, #24] @ (8013e78 <vApplicationGetIdleTaskMemory+0x30>)
- 8013e5e: 601a str r2, [r3, #0]
- *pulIdleTaskStackSize = (uint32_t)configMINIMAL_STACK_SIZE;
- 8013e60: 687b ldr r3, [r7, #4]
- 8013e62: f44f 7200 mov.w r2, #512 @ 0x200
- 8013e66: 601a str r2, [r3, #0]
- }
- 8013e68: bf00 nop
- 8013e6a: 3714 adds r7, #20
- 8013e6c: 46bd mov sp, r7
- 8013e6e: f85d 7b04 ldr.w r7, [sp], #4
- 8013e72: 4770 bx lr
- 8013e74: 24000cb0 .word 0x24000cb0
- 8013e78: 24000d58 .word 0x24000d58
- 08013e7c <vApplicationGetTimerTaskMemory>:
- /*
- vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
- equals to 1 and is required for static memory allocation support.
- */
- __WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
- 8013e7c: b480 push {r7}
- 8013e7e: b085 sub sp, #20
- 8013e80: af00 add r7, sp, #0
- 8013e82: 60f8 str r0, [r7, #12]
- 8013e84: 60b9 str r1, [r7, #8]
- 8013e86: 607a str r2, [r7, #4]
- /* Timer task control block and stack */
- static StaticTask_t Timer_TCB;
- static StackType_t Timer_Stack[configTIMER_TASK_STACK_DEPTH];
- *ppxTimerTaskTCBBuffer = &Timer_TCB;
- 8013e88: 68fb ldr r3, [r7, #12]
- 8013e8a: 4a07 ldr r2, [pc, #28] @ (8013ea8 <vApplicationGetTimerTaskMemory+0x2c>)
- 8013e8c: 601a str r2, [r3, #0]
- *ppxTimerTaskStackBuffer = &Timer_Stack[0];
- 8013e8e: 68bb ldr r3, [r7, #8]
- 8013e90: 4a06 ldr r2, [pc, #24] @ (8013eac <vApplicationGetTimerTaskMemory+0x30>)
- 8013e92: 601a str r2, [r3, #0]
- *pulTimerTaskStackSize = (uint32_t)configTIMER_TASK_STACK_DEPTH;
- 8013e94: 687b ldr r3, [r7, #4]
- 8013e96: f44f 6280 mov.w r2, #1024 @ 0x400
- 8013e9a: 601a str r2, [r3, #0]
- }
- 8013e9c: bf00 nop
- 8013e9e: 3714 adds r7, #20
- 8013ea0: 46bd mov sp, r7
- 8013ea2: f85d 7b04 ldr.w r7, [sp], #4
- 8013ea6: 4770 bx lr
- 8013ea8: 24001558 .word 0x24001558
- 8013eac: 24001600 .word 0x24001600
- 08013eb0 <vListInitialise>:
- /*-----------------------------------------------------------
- * PUBLIC LIST API documented in list.h
- *----------------------------------------------------------*/
- void vListInitialise( List_t * const pxList )
- {
- 8013eb0: b480 push {r7}
- 8013eb2: b083 sub sp, #12
- 8013eb4: af00 add r7, sp, #0
- 8013eb6: 6078 str r0, [r7, #4]
- /* The list structure contains a list item which is used to mark the
- end of the list. To initialise the list the list end is inserted
- as the only list entry. */
- pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM. This is checked and valid. */
- 8013eb8: 687b ldr r3, [r7, #4]
- 8013eba: f103 0208 add.w r2, r3, #8
- 8013ebe: 687b ldr r3, [r7, #4]
- 8013ec0: 605a str r2, [r3, #4]
- /* The list end value is the highest possible value in the list to
- ensure it remains at the end of the list. */
- pxList->xListEnd.xItemValue = portMAX_DELAY;
- 8013ec2: 687b ldr r3, [r7, #4]
- 8013ec4: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
- 8013ec8: 609a str r2, [r3, #8]
- /* The list end next and previous pointers point to itself so we know
- when the list is empty. */
- pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM. This is checked and valid. */
- 8013eca: 687b ldr r3, [r7, #4]
- 8013ecc: f103 0208 add.w r2, r3, #8
- 8013ed0: 687b ldr r3, [r7, #4]
- 8013ed2: 60da str r2, [r3, #12]
- pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM. This is checked and valid. */
- 8013ed4: 687b ldr r3, [r7, #4]
- 8013ed6: f103 0208 add.w r2, r3, #8
- 8013eda: 687b ldr r3, [r7, #4]
- 8013edc: 611a str r2, [r3, #16]
- pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
- 8013ede: 687b ldr r3, [r7, #4]
- 8013ee0: 2200 movs r2, #0
- 8013ee2: 601a str r2, [r3, #0]
- /* Write known values into the list if
- configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
- listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
- listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
- }
- 8013ee4: bf00 nop
- 8013ee6: 370c adds r7, #12
- 8013ee8: 46bd mov sp, r7
- 8013eea: f85d 7b04 ldr.w r7, [sp], #4
- 8013eee: 4770 bx lr
- 08013ef0 <vListInitialiseItem>:
- /*-----------------------------------------------------------*/
- void vListInitialiseItem( ListItem_t * const pxItem )
- {
- 8013ef0: b480 push {r7}
- 8013ef2: b083 sub sp, #12
- 8013ef4: af00 add r7, sp, #0
- 8013ef6: 6078 str r0, [r7, #4]
- /* Make sure the list item is not recorded as being on a list. */
- pxItem->pxContainer = NULL;
- 8013ef8: 687b ldr r3, [r7, #4]
- 8013efa: 2200 movs r2, #0
- 8013efc: 611a str r2, [r3, #16]
- /* Write known values into the list item if
- configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
- listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
- listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
- }
- 8013efe: bf00 nop
- 8013f00: 370c adds r7, #12
- 8013f02: 46bd mov sp, r7
- 8013f04: f85d 7b04 ldr.w r7, [sp], #4
- 8013f08: 4770 bx lr
- 08013f0a <vListInsertEnd>:
- /*-----------------------------------------------------------*/
- void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
- {
- 8013f0a: b480 push {r7}
- 8013f0c: b085 sub sp, #20
- 8013f0e: af00 add r7, sp, #0
- 8013f10: 6078 str r0, [r7, #4]
- 8013f12: 6039 str r1, [r7, #0]
- ListItem_t * const pxIndex = pxList->pxIndex;
- 8013f14: 687b ldr r3, [r7, #4]
- 8013f16: 685b ldr r3, [r3, #4]
- 8013f18: 60fb str r3, [r7, #12]
- listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );
- /* Insert a new list item into pxList, but rather than sort the list,
- makes the new list item the last item to be removed by a call to
- listGET_OWNER_OF_NEXT_ENTRY(). */
- pxNewListItem->pxNext = pxIndex;
- 8013f1a: 683b ldr r3, [r7, #0]
- 8013f1c: 68fa ldr r2, [r7, #12]
- 8013f1e: 605a str r2, [r3, #4]
- pxNewListItem->pxPrevious = pxIndex->pxPrevious;
- 8013f20: 68fb ldr r3, [r7, #12]
- 8013f22: 689a ldr r2, [r3, #8]
- 8013f24: 683b ldr r3, [r7, #0]
- 8013f26: 609a str r2, [r3, #8]
- /* Only used during decision coverage testing. */
- mtCOVERAGE_TEST_DELAY();
- pxIndex->pxPrevious->pxNext = pxNewListItem;
- 8013f28: 68fb ldr r3, [r7, #12]
- 8013f2a: 689b ldr r3, [r3, #8]
- 8013f2c: 683a ldr r2, [r7, #0]
- 8013f2e: 605a str r2, [r3, #4]
- pxIndex->pxPrevious = pxNewListItem;
- 8013f30: 68fb ldr r3, [r7, #12]
- 8013f32: 683a ldr r2, [r7, #0]
- 8013f34: 609a str r2, [r3, #8]
- /* Remember which list the item is in. */
- pxNewListItem->pxContainer = pxList;
- 8013f36: 683b ldr r3, [r7, #0]
- 8013f38: 687a ldr r2, [r7, #4]
- 8013f3a: 611a str r2, [r3, #16]
- ( pxList->uxNumberOfItems )++;
- 8013f3c: 687b ldr r3, [r7, #4]
- 8013f3e: 681b ldr r3, [r3, #0]
- 8013f40: 1c5a adds r2, r3, #1
- 8013f42: 687b ldr r3, [r7, #4]
- 8013f44: 601a str r2, [r3, #0]
- }
- 8013f46: bf00 nop
- 8013f48: 3714 adds r7, #20
- 8013f4a: 46bd mov sp, r7
- 8013f4c: f85d 7b04 ldr.w r7, [sp], #4
- 8013f50: 4770 bx lr
- 08013f52 <vListInsert>:
- /*-----------------------------------------------------------*/
- void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
- {
- 8013f52: b480 push {r7}
- 8013f54: b085 sub sp, #20
- 8013f56: af00 add r7, sp, #0
- 8013f58: 6078 str r0, [r7, #4]
- 8013f5a: 6039 str r1, [r7, #0]
- ListItem_t *pxIterator;
- const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
- 8013f5c: 683b ldr r3, [r7, #0]
- 8013f5e: 681b ldr r3, [r3, #0]
- 8013f60: 60bb str r3, [r7, #8]
- new list item should be placed after it. This ensures that TCBs which are
- stored in ready lists (all of which have the same xItemValue value) get a
- share of the CPU. However, if the xItemValue is the same as the back marker
- the iteration loop below will not end. Therefore the value is checked
- first, and the algorithm slightly modified if necessary. */
- if( xValueOfInsertion == portMAX_DELAY )
- 8013f62: 68bb ldr r3, [r7, #8]
- 8013f64: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8013f68: d103 bne.n 8013f72 <vListInsert+0x20>
- {
- pxIterator = pxList->xListEnd.pxPrevious;
- 8013f6a: 687b ldr r3, [r7, #4]
- 8013f6c: 691b ldr r3, [r3, #16]
- 8013f6e: 60fb str r3, [r7, #12]
- 8013f70: e00c b.n 8013f8c <vListInsert+0x3a>
- 4) Using a queue or semaphore before it has been initialised or
- before the scheduler has been started (are interrupts firing
- before vTaskStartScheduler() has been called?).
- **********************************************************************/
- for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM. This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
- 8013f72: 687b ldr r3, [r7, #4]
- 8013f74: 3308 adds r3, #8
- 8013f76: 60fb str r3, [r7, #12]
- 8013f78: e002 b.n 8013f80 <vListInsert+0x2e>
- 8013f7a: 68fb ldr r3, [r7, #12]
- 8013f7c: 685b ldr r3, [r3, #4]
- 8013f7e: 60fb str r3, [r7, #12]
- 8013f80: 68fb ldr r3, [r7, #12]
- 8013f82: 685b ldr r3, [r3, #4]
- 8013f84: 681b ldr r3, [r3, #0]
- 8013f86: 68ba ldr r2, [r7, #8]
- 8013f88: 429a cmp r2, r3
- 8013f8a: d2f6 bcs.n 8013f7a <vListInsert+0x28>
- /* There is nothing to do here, just iterating to the wanted
- insertion position. */
- }
- }
- pxNewListItem->pxNext = pxIterator->pxNext;
- 8013f8c: 68fb ldr r3, [r7, #12]
- 8013f8e: 685a ldr r2, [r3, #4]
- 8013f90: 683b ldr r3, [r7, #0]
- 8013f92: 605a str r2, [r3, #4]
- pxNewListItem->pxNext->pxPrevious = pxNewListItem;
- 8013f94: 683b ldr r3, [r7, #0]
- 8013f96: 685b ldr r3, [r3, #4]
- 8013f98: 683a ldr r2, [r7, #0]
- 8013f9a: 609a str r2, [r3, #8]
- pxNewListItem->pxPrevious = pxIterator;
- 8013f9c: 683b ldr r3, [r7, #0]
- 8013f9e: 68fa ldr r2, [r7, #12]
- 8013fa0: 609a str r2, [r3, #8]
- pxIterator->pxNext = pxNewListItem;
- 8013fa2: 68fb ldr r3, [r7, #12]
- 8013fa4: 683a ldr r2, [r7, #0]
- 8013fa6: 605a str r2, [r3, #4]
- /* Remember which list the item is in. This allows fast removal of the
- item later. */
- pxNewListItem->pxContainer = pxList;
- 8013fa8: 683b ldr r3, [r7, #0]
- 8013faa: 687a ldr r2, [r7, #4]
- 8013fac: 611a str r2, [r3, #16]
- ( pxList->uxNumberOfItems )++;
- 8013fae: 687b ldr r3, [r7, #4]
- 8013fb0: 681b ldr r3, [r3, #0]
- 8013fb2: 1c5a adds r2, r3, #1
- 8013fb4: 687b ldr r3, [r7, #4]
- 8013fb6: 601a str r2, [r3, #0]
- }
- 8013fb8: bf00 nop
- 8013fba: 3714 adds r7, #20
- 8013fbc: 46bd mov sp, r7
- 8013fbe: f85d 7b04 ldr.w r7, [sp], #4
- 8013fc2: 4770 bx lr
- 08013fc4 <uxListRemove>:
- /*-----------------------------------------------------------*/
- UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
- {
- 8013fc4: b480 push {r7}
- 8013fc6: b085 sub sp, #20
- 8013fc8: af00 add r7, sp, #0
- 8013fca: 6078 str r0, [r7, #4]
- /* The list item knows which list it is in. Obtain the list from the list
- item. */
- List_t * const pxList = pxItemToRemove->pxContainer;
- 8013fcc: 687b ldr r3, [r7, #4]
- 8013fce: 691b ldr r3, [r3, #16]
- 8013fd0: 60fb str r3, [r7, #12]
- pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
- 8013fd2: 687b ldr r3, [r7, #4]
- 8013fd4: 685b ldr r3, [r3, #4]
- 8013fd6: 687a ldr r2, [r7, #4]
- 8013fd8: 6892 ldr r2, [r2, #8]
- 8013fda: 609a str r2, [r3, #8]
- pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
- 8013fdc: 687b ldr r3, [r7, #4]
- 8013fde: 689b ldr r3, [r3, #8]
- 8013fe0: 687a ldr r2, [r7, #4]
- 8013fe2: 6852 ldr r2, [r2, #4]
- 8013fe4: 605a str r2, [r3, #4]
- /* Only used during decision coverage testing. */
- mtCOVERAGE_TEST_DELAY();
- /* Make sure the index is left pointing to a valid item. */
- if( pxList->pxIndex == pxItemToRemove )
- 8013fe6: 68fb ldr r3, [r7, #12]
- 8013fe8: 685b ldr r3, [r3, #4]
- 8013fea: 687a ldr r2, [r7, #4]
- 8013fec: 429a cmp r2, r3
- 8013fee: d103 bne.n 8013ff8 <uxListRemove+0x34>
- {
- pxList->pxIndex = pxItemToRemove->pxPrevious;
- 8013ff0: 687b ldr r3, [r7, #4]
- 8013ff2: 689a ldr r2, [r3, #8]
- 8013ff4: 68fb ldr r3, [r7, #12]
- 8013ff6: 605a str r2, [r3, #4]
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- pxItemToRemove->pxContainer = NULL;
- 8013ff8: 687b ldr r3, [r7, #4]
- 8013ffa: 2200 movs r2, #0
- 8013ffc: 611a str r2, [r3, #16]
- ( pxList->uxNumberOfItems )--;
- 8013ffe: 68fb ldr r3, [r7, #12]
- 8014000: 681b ldr r3, [r3, #0]
- 8014002: 1e5a subs r2, r3, #1
- 8014004: 68fb ldr r3, [r7, #12]
- 8014006: 601a str r2, [r3, #0]
- return pxList->uxNumberOfItems;
- 8014008: 68fb ldr r3, [r7, #12]
- 801400a: 681b ldr r3, [r3, #0]
- }
- 801400c: 4618 mov r0, r3
- 801400e: 3714 adds r7, #20
- 8014010: 46bd mov sp, r7
- 8014012: f85d 7b04 ldr.w r7, [sp], #4
- 8014016: 4770 bx lr
- 08014018 <xQueueGenericReset>:
- } \
- taskEXIT_CRITICAL()
- /*-----------------------------------------------------------*/
- BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
- {
- 8014018: b580 push {r7, lr}
- 801401a: b084 sub sp, #16
- 801401c: af00 add r7, sp, #0
- 801401e: 6078 str r0, [r7, #4]
- 8014020: 6039 str r1, [r7, #0]
- Queue_t * const pxQueue = xQueue;
- 8014022: 687b ldr r3, [r7, #4]
- 8014024: 60fb str r3, [r7, #12]
- configASSERT( pxQueue );
- 8014026: 68fb ldr r3, [r7, #12]
- 8014028: 2b00 cmp r3, #0
- 801402a: d10b bne.n 8014044 <xQueueGenericReset+0x2c>
- portFORCE_INLINE static void vPortRaiseBASEPRI( void )
- {
- uint32_t ulNewBASEPRI;
- __asm volatile
- 801402c: f04f 0350 mov.w r3, #80 @ 0x50
- 8014030: f383 8811 msr BASEPRI, r3
- 8014034: f3bf 8f6f isb sy
- 8014038: f3bf 8f4f dsb sy
- 801403c: 60bb str r3, [r7, #8]
- " msr basepri, %0 \n" \
- " isb \n" \
- " dsb \n" \
- :"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
- );
- }
- 801403e: bf00 nop
- 8014040: bf00 nop
- 8014042: e7fd b.n 8014040 <xQueueGenericReset+0x28>
- taskENTER_CRITICAL();
- 8014044: f003 f960 bl 8017308 <vPortEnterCritical>
- {
- pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
- 8014048: 68fb ldr r3, [r7, #12]
- 801404a: 681a ldr r2, [r3, #0]
- 801404c: 68fb ldr r3, [r7, #12]
- 801404e: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8014050: 68f9 ldr r1, [r7, #12]
- 8014052: 6c09 ldr r1, [r1, #64] @ 0x40
- 8014054: fb01 f303 mul.w r3, r1, r3
- 8014058: 441a add r2, r3
- 801405a: 68fb ldr r3, [r7, #12]
- 801405c: 609a str r2, [r3, #8]
- pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
- 801405e: 68fb ldr r3, [r7, #12]
- 8014060: 2200 movs r2, #0
- 8014062: 639a str r2, [r3, #56] @ 0x38
- pxQueue->pcWriteTo = pxQueue->pcHead;
- 8014064: 68fb ldr r3, [r7, #12]
- 8014066: 681a ldr r2, [r3, #0]
- 8014068: 68fb ldr r3, [r7, #12]
- 801406a: 605a str r2, [r3, #4]
- pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
- 801406c: 68fb ldr r3, [r7, #12]
- 801406e: 681a ldr r2, [r3, #0]
- 8014070: 68fb ldr r3, [r7, #12]
- 8014072: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8014074: 3b01 subs r3, #1
- 8014076: 68f9 ldr r1, [r7, #12]
- 8014078: 6c09 ldr r1, [r1, #64] @ 0x40
- 801407a: fb01 f303 mul.w r3, r1, r3
- 801407e: 441a add r2, r3
- 8014080: 68fb ldr r3, [r7, #12]
- 8014082: 60da str r2, [r3, #12]
- pxQueue->cRxLock = queueUNLOCKED;
- 8014084: 68fb ldr r3, [r7, #12]
- 8014086: 22ff movs r2, #255 @ 0xff
- 8014088: f883 2044 strb.w r2, [r3, #68] @ 0x44
- pxQueue->cTxLock = queueUNLOCKED;
- 801408c: 68fb ldr r3, [r7, #12]
- 801408e: 22ff movs r2, #255 @ 0xff
- 8014090: f883 2045 strb.w r2, [r3, #69] @ 0x45
- if( xNewQueue == pdFALSE )
- 8014094: 683b ldr r3, [r7, #0]
- 8014096: 2b00 cmp r3, #0
- 8014098: d114 bne.n 80140c4 <xQueueGenericReset+0xac>
- /* If there are tasks blocked waiting to read from the queue, then
- the tasks will remain blocked as after this function exits the queue
- will still be empty. If there are tasks blocked waiting to write to
- the queue, then one should be unblocked as after this function exits
- it will be possible to write to it. */
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
- 801409a: 68fb ldr r3, [r7, #12]
- 801409c: 691b ldr r3, [r3, #16]
- 801409e: 2b00 cmp r3, #0
- 80140a0: d01a beq.n 80140d8 <xQueueGenericReset+0xc0>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
- 80140a2: 68fb ldr r3, [r7, #12]
- 80140a4: 3310 adds r3, #16
- 80140a6: 4618 mov r0, r3
- 80140a8: f001 fdac bl 8015c04 <xTaskRemoveFromEventList>
- 80140ac: 4603 mov r3, r0
- 80140ae: 2b00 cmp r3, #0
- 80140b0: d012 beq.n 80140d8 <xQueueGenericReset+0xc0>
- {
- queueYIELD_IF_USING_PREEMPTION();
- 80140b2: 4b0d ldr r3, [pc, #52] @ (80140e8 <xQueueGenericReset+0xd0>)
- 80140b4: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 80140b8: 601a str r2, [r3, #0]
- 80140ba: f3bf 8f4f dsb sy
- 80140be: f3bf 8f6f isb sy
- 80140c2: e009 b.n 80140d8 <xQueueGenericReset+0xc0>
- }
- }
- else
- {
- /* Ensure the event queues start in the correct state. */
- vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
- 80140c4: 68fb ldr r3, [r7, #12]
- 80140c6: 3310 adds r3, #16
- 80140c8: 4618 mov r0, r3
- 80140ca: f7ff fef1 bl 8013eb0 <vListInitialise>
- vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
- 80140ce: 68fb ldr r3, [r7, #12]
- 80140d0: 3324 adds r3, #36 @ 0x24
- 80140d2: 4618 mov r0, r3
- 80140d4: f7ff feec bl 8013eb0 <vListInitialise>
- }
- }
- taskEXIT_CRITICAL();
- 80140d8: f003 f948 bl 801736c <vPortExitCritical>
- /* A value is returned for calling semantic consistency with previous
- versions. */
- return pdPASS;
- 80140dc: 2301 movs r3, #1
- }
- 80140de: 4618 mov r0, r3
- 80140e0: 3710 adds r7, #16
- 80140e2: 46bd mov sp, r7
- 80140e4: bd80 pop {r7, pc}
- 80140e6: bf00 nop
- 80140e8: e000ed04 .word 0xe000ed04
- 080140ec <xQueueGenericCreateStatic>:
- /*-----------------------------------------------------------*/
- #if( configSUPPORT_STATIC_ALLOCATION == 1 )
- QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
- {
- 80140ec: b580 push {r7, lr}
- 80140ee: b08e sub sp, #56 @ 0x38
- 80140f0: af02 add r7, sp, #8
- 80140f2: 60f8 str r0, [r7, #12]
- 80140f4: 60b9 str r1, [r7, #8]
- 80140f6: 607a str r2, [r7, #4]
- 80140f8: 603b str r3, [r7, #0]
- Queue_t *pxNewQueue;
- configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
- 80140fa: 68fb ldr r3, [r7, #12]
- 80140fc: 2b00 cmp r3, #0
- 80140fe: d10b bne.n 8014118 <xQueueGenericCreateStatic+0x2c>
- __asm volatile
- 8014100: f04f 0350 mov.w r3, #80 @ 0x50
- 8014104: f383 8811 msr BASEPRI, r3
- 8014108: f3bf 8f6f isb sy
- 801410c: f3bf 8f4f dsb sy
- 8014110: 62bb str r3, [r7, #40] @ 0x28
- }
- 8014112: bf00 nop
- 8014114: bf00 nop
- 8014116: e7fd b.n 8014114 <xQueueGenericCreateStatic+0x28>
- /* The StaticQueue_t structure and the queue storage area must be
- supplied. */
- configASSERT( pxStaticQueue != NULL );
- 8014118: 683b ldr r3, [r7, #0]
- 801411a: 2b00 cmp r3, #0
- 801411c: d10b bne.n 8014136 <xQueueGenericCreateStatic+0x4a>
- __asm volatile
- 801411e: f04f 0350 mov.w r3, #80 @ 0x50
- 8014122: f383 8811 msr BASEPRI, r3
- 8014126: f3bf 8f6f isb sy
- 801412a: f3bf 8f4f dsb sy
- 801412e: 627b str r3, [r7, #36] @ 0x24
- }
- 8014130: bf00 nop
- 8014132: bf00 nop
- 8014134: e7fd b.n 8014132 <xQueueGenericCreateStatic+0x46>
- /* A queue storage area should be provided if the item size is not 0, and
- should not be provided if the item size is 0. */
- configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
- 8014136: 687b ldr r3, [r7, #4]
- 8014138: 2b00 cmp r3, #0
- 801413a: d002 beq.n 8014142 <xQueueGenericCreateStatic+0x56>
- 801413c: 68bb ldr r3, [r7, #8]
- 801413e: 2b00 cmp r3, #0
- 8014140: d001 beq.n 8014146 <xQueueGenericCreateStatic+0x5a>
- 8014142: 2301 movs r3, #1
- 8014144: e000 b.n 8014148 <xQueueGenericCreateStatic+0x5c>
- 8014146: 2300 movs r3, #0
- 8014148: 2b00 cmp r3, #0
- 801414a: d10b bne.n 8014164 <xQueueGenericCreateStatic+0x78>
- __asm volatile
- 801414c: f04f 0350 mov.w r3, #80 @ 0x50
- 8014150: f383 8811 msr BASEPRI, r3
- 8014154: f3bf 8f6f isb sy
- 8014158: f3bf 8f4f dsb sy
- 801415c: 623b str r3, [r7, #32]
- }
- 801415e: bf00 nop
- 8014160: bf00 nop
- 8014162: e7fd b.n 8014160 <xQueueGenericCreateStatic+0x74>
- configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
- 8014164: 687b ldr r3, [r7, #4]
- 8014166: 2b00 cmp r3, #0
- 8014168: d102 bne.n 8014170 <xQueueGenericCreateStatic+0x84>
- 801416a: 68bb ldr r3, [r7, #8]
- 801416c: 2b00 cmp r3, #0
- 801416e: d101 bne.n 8014174 <xQueueGenericCreateStatic+0x88>
- 8014170: 2301 movs r3, #1
- 8014172: e000 b.n 8014176 <xQueueGenericCreateStatic+0x8a>
- 8014174: 2300 movs r3, #0
- 8014176: 2b00 cmp r3, #0
- 8014178: d10b bne.n 8014192 <xQueueGenericCreateStatic+0xa6>
- __asm volatile
- 801417a: f04f 0350 mov.w r3, #80 @ 0x50
- 801417e: f383 8811 msr BASEPRI, r3
- 8014182: f3bf 8f6f isb sy
- 8014186: f3bf 8f4f dsb sy
- 801418a: 61fb str r3, [r7, #28]
- }
- 801418c: bf00 nop
- 801418e: bf00 nop
- 8014190: e7fd b.n 801418e <xQueueGenericCreateStatic+0xa2>
- #if( configASSERT_DEFINED == 1 )
- {
- /* Sanity check that the size of the structure used to declare a
- variable of type StaticQueue_t or StaticSemaphore_t equals the size of
- the real queue and semaphore structures. */
- volatile size_t xSize = sizeof( StaticQueue_t );
- 8014192: 2350 movs r3, #80 @ 0x50
- 8014194: 617b str r3, [r7, #20]
- configASSERT( xSize == sizeof( Queue_t ) );
- 8014196: 697b ldr r3, [r7, #20]
- 8014198: 2b50 cmp r3, #80 @ 0x50
- 801419a: d00b beq.n 80141b4 <xQueueGenericCreateStatic+0xc8>
- __asm volatile
- 801419c: f04f 0350 mov.w r3, #80 @ 0x50
- 80141a0: f383 8811 msr BASEPRI, r3
- 80141a4: f3bf 8f6f isb sy
- 80141a8: f3bf 8f4f dsb sy
- 80141ac: 61bb str r3, [r7, #24]
- }
- 80141ae: bf00 nop
- 80141b0: bf00 nop
- 80141b2: e7fd b.n 80141b0 <xQueueGenericCreateStatic+0xc4>
- ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
- 80141b4: 697b ldr r3, [r7, #20]
- #endif /* configASSERT_DEFINED */
- /* The address of a statically allocated queue was passed in, use it.
- The address of a statically allocated storage area was also passed in
- but is already set. */
- pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
- 80141b6: 683b ldr r3, [r7, #0]
- 80141b8: 62fb str r3, [r7, #44] @ 0x2c
- if( pxNewQueue != NULL )
- 80141ba: 6afb ldr r3, [r7, #44] @ 0x2c
- 80141bc: 2b00 cmp r3, #0
- 80141be: d00d beq.n 80141dc <xQueueGenericCreateStatic+0xf0>
- #if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
- {
- /* Queues can be allocated wither statically or dynamically, so
- note this queue was allocated statically in case the queue is
- later deleted. */
- pxNewQueue->ucStaticallyAllocated = pdTRUE;
- 80141c0: 6afb ldr r3, [r7, #44] @ 0x2c
- 80141c2: 2201 movs r2, #1
- 80141c4: f883 2046 strb.w r2, [r3, #70] @ 0x46
- }
- #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
- prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
- 80141c8: f897 2038 ldrb.w r2, [r7, #56] @ 0x38
- 80141cc: 6afb ldr r3, [r7, #44] @ 0x2c
- 80141ce: 9300 str r3, [sp, #0]
- 80141d0: 4613 mov r3, r2
- 80141d2: 687a ldr r2, [r7, #4]
- 80141d4: 68b9 ldr r1, [r7, #8]
- 80141d6: 68f8 ldr r0, [r7, #12]
- 80141d8: f000 f840 bl 801425c <prvInitialiseNewQueue>
- {
- traceQUEUE_CREATE_FAILED( ucQueueType );
- mtCOVERAGE_TEST_MARKER();
- }
- return pxNewQueue;
- 80141dc: 6afb ldr r3, [r7, #44] @ 0x2c
- }
- 80141de: 4618 mov r0, r3
- 80141e0: 3730 adds r7, #48 @ 0x30
- 80141e2: 46bd mov sp, r7
- 80141e4: bd80 pop {r7, pc}
- 080141e6 <xQueueGenericCreate>:
- /*-----------------------------------------------------------*/
- #if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
- QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
- {
- 80141e6: b580 push {r7, lr}
- 80141e8: b08a sub sp, #40 @ 0x28
- 80141ea: af02 add r7, sp, #8
- 80141ec: 60f8 str r0, [r7, #12]
- 80141ee: 60b9 str r1, [r7, #8]
- 80141f0: 4613 mov r3, r2
- 80141f2: 71fb strb r3, [r7, #7]
- Queue_t *pxNewQueue;
- size_t xQueueSizeInBytes;
- uint8_t *pucQueueStorage;
- configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
- 80141f4: 68fb ldr r3, [r7, #12]
- 80141f6: 2b00 cmp r3, #0
- 80141f8: d10b bne.n 8014212 <xQueueGenericCreate+0x2c>
- __asm volatile
- 80141fa: f04f 0350 mov.w r3, #80 @ 0x50
- 80141fe: f383 8811 msr BASEPRI, r3
- 8014202: f3bf 8f6f isb sy
- 8014206: f3bf 8f4f dsb sy
- 801420a: 613b str r3, [r7, #16]
- }
- 801420c: bf00 nop
- 801420e: bf00 nop
- 8014210: e7fd b.n 801420e <xQueueGenericCreate+0x28>
- /* Allocate enough space to hold the maximum number of items that
- can be in the queue at any time. It is valid for uxItemSize to be
- zero in the case the queue is used as a semaphore. */
- xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
- 8014212: 68fb ldr r3, [r7, #12]
- 8014214: 68ba ldr r2, [r7, #8]
- 8014216: fb02 f303 mul.w r3, r2, r3
- 801421a: 61fb str r3, [r7, #28]
- alignment requirements of the Queue_t structure - which in this case
- is an int8_t *. Therefore, whenever the stack alignment requirements
- are greater than or equal to the pointer to char requirements the cast
- is safe. In other cases alignment requirements are not strict (one or
- two bytes). */
- pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
- 801421c: 69fb ldr r3, [r7, #28]
- 801421e: 3350 adds r3, #80 @ 0x50
- 8014220: 4618 mov r0, r3
- 8014222: f003 f993 bl 801754c <pvPortMalloc>
- 8014226: 61b8 str r0, [r7, #24]
- if( pxNewQueue != NULL )
- 8014228: 69bb ldr r3, [r7, #24]
- 801422a: 2b00 cmp r3, #0
- 801422c: d011 beq.n 8014252 <xQueueGenericCreate+0x6c>
- {
- /* Jump past the queue structure to find the location of the queue
- storage area. */
- pucQueueStorage = ( uint8_t * ) pxNewQueue;
- 801422e: 69bb ldr r3, [r7, #24]
- 8014230: 617b str r3, [r7, #20]
- pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
- 8014232: 697b ldr r3, [r7, #20]
- 8014234: 3350 adds r3, #80 @ 0x50
- 8014236: 617b str r3, [r7, #20]
- #if( configSUPPORT_STATIC_ALLOCATION == 1 )
- {
- /* Queues can be created either statically or dynamically, so
- note this task was created dynamically in case it is later
- deleted. */
- pxNewQueue->ucStaticallyAllocated = pdFALSE;
- 8014238: 69bb ldr r3, [r7, #24]
- 801423a: 2200 movs r2, #0
- 801423c: f883 2046 strb.w r2, [r3, #70] @ 0x46
- }
- #endif /* configSUPPORT_STATIC_ALLOCATION */
- prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
- 8014240: 79fa ldrb r2, [r7, #7]
- 8014242: 69bb ldr r3, [r7, #24]
- 8014244: 9300 str r3, [sp, #0]
- 8014246: 4613 mov r3, r2
- 8014248: 697a ldr r2, [r7, #20]
- 801424a: 68b9 ldr r1, [r7, #8]
- 801424c: 68f8 ldr r0, [r7, #12]
- 801424e: f000 f805 bl 801425c <prvInitialiseNewQueue>
- {
- traceQUEUE_CREATE_FAILED( ucQueueType );
- mtCOVERAGE_TEST_MARKER();
- }
- return pxNewQueue;
- 8014252: 69bb ldr r3, [r7, #24]
- }
- 8014254: 4618 mov r0, r3
- 8014256: 3720 adds r7, #32
- 8014258: 46bd mov sp, r7
- 801425a: bd80 pop {r7, pc}
- 0801425c <prvInitialiseNewQueue>:
- #endif /* configSUPPORT_STATIC_ALLOCATION */
- /*-----------------------------------------------------------*/
- static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
- {
- 801425c: b580 push {r7, lr}
- 801425e: b084 sub sp, #16
- 8014260: af00 add r7, sp, #0
- 8014262: 60f8 str r0, [r7, #12]
- 8014264: 60b9 str r1, [r7, #8]
- 8014266: 607a str r2, [r7, #4]
- 8014268: 70fb strb r3, [r7, #3]
- /* Remove compiler warnings about unused parameters should
- configUSE_TRACE_FACILITY not be set to 1. */
- ( void ) ucQueueType;
- if( uxItemSize == ( UBaseType_t ) 0 )
- 801426a: 68bb ldr r3, [r7, #8]
- 801426c: 2b00 cmp r3, #0
- 801426e: d103 bne.n 8014278 <prvInitialiseNewQueue+0x1c>
- {
- /* No RAM was allocated for the queue storage area, but PC head cannot
- be set to NULL because NULL is used as a key to say the queue is used as
- a mutex. Therefore just set pcHead to point to the queue as a benign
- value that is known to be within the memory map. */
- pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
- 8014270: 69bb ldr r3, [r7, #24]
- 8014272: 69ba ldr r2, [r7, #24]
- 8014274: 601a str r2, [r3, #0]
- 8014276: e002 b.n 801427e <prvInitialiseNewQueue+0x22>
- }
- else
- {
- /* Set the head to the start of the queue storage area. */
- pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
- 8014278: 69bb ldr r3, [r7, #24]
- 801427a: 687a ldr r2, [r7, #4]
- 801427c: 601a str r2, [r3, #0]
- }
- /* Initialise the queue members as described where the queue type is
- defined. */
- pxNewQueue->uxLength = uxQueueLength;
- 801427e: 69bb ldr r3, [r7, #24]
- 8014280: 68fa ldr r2, [r7, #12]
- 8014282: 63da str r2, [r3, #60] @ 0x3c
- pxNewQueue->uxItemSize = uxItemSize;
- 8014284: 69bb ldr r3, [r7, #24]
- 8014286: 68ba ldr r2, [r7, #8]
- 8014288: 641a str r2, [r3, #64] @ 0x40
- ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
- 801428a: 2101 movs r1, #1
- 801428c: 69b8 ldr r0, [r7, #24]
- 801428e: f7ff fec3 bl 8014018 <xQueueGenericReset>
- #if ( configUSE_TRACE_FACILITY == 1 )
- {
- pxNewQueue->ucQueueType = ucQueueType;
- 8014292: 69bb ldr r3, [r7, #24]
- 8014294: 78fa ldrb r2, [r7, #3]
- 8014296: f883 204c strb.w r2, [r3, #76] @ 0x4c
- pxNewQueue->pxQueueSetContainer = NULL;
- }
- #endif /* configUSE_QUEUE_SETS */
- traceQUEUE_CREATE( pxNewQueue );
- }
- 801429a: bf00 nop
- 801429c: 3710 adds r7, #16
- 801429e: 46bd mov sp, r7
- 80142a0: bd80 pop {r7, pc}
- 080142a2 <prvInitialiseMutex>:
- /*-----------------------------------------------------------*/
- #if( configUSE_MUTEXES == 1 )
- static void prvInitialiseMutex( Queue_t *pxNewQueue )
- {
- 80142a2: b580 push {r7, lr}
- 80142a4: b082 sub sp, #8
- 80142a6: af00 add r7, sp, #0
- 80142a8: 6078 str r0, [r7, #4]
- if( pxNewQueue != NULL )
- 80142aa: 687b ldr r3, [r7, #4]
- 80142ac: 2b00 cmp r3, #0
- 80142ae: d00e beq.n 80142ce <prvInitialiseMutex+0x2c>
- {
- /* The queue create function will set all the queue structure members
- correctly for a generic queue, but this function is creating a
- mutex. Overwrite those members that need to be set differently -
- in particular the information required for priority inheritance. */
- pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
- 80142b0: 687b ldr r3, [r7, #4]
- 80142b2: 2200 movs r2, #0
- 80142b4: 609a str r2, [r3, #8]
- pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
- 80142b6: 687b ldr r3, [r7, #4]
- 80142b8: 2200 movs r2, #0
- 80142ba: 601a str r2, [r3, #0]
- /* In case this is a recursive mutex. */
- pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
- 80142bc: 687b ldr r3, [r7, #4]
- 80142be: 2200 movs r2, #0
- 80142c0: 60da str r2, [r3, #12]
- traceCREATE_MUTEX( pxNewQueue );
- /* Start with the semaphore in the expected state. */
- ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
- 80142c2: 2300 movs r3, #0
- 80142c4: 2200 movs r2, #0
- 80142c6: 2100 movs r1, #0
- 80142c8: 6878 ldr r0, [r7, #4]
- 80142ca: f000 f8a3 bl 8014414 <xQueueGenericSend>
- }
- else
- {
- traceCREATE_MUTEX_FAILED();
- }
- }
- 80142ce: bf00 nop
- 80142d0: 3708 adds r7, #8
- 80142d2: 46bd mov sp, r7
- 80142d4: bd80 pop {r7, pc}
- 080142d6 <xQueueCreateMutex>:
- /*-----------------------------------------------------------*/
- #if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )
- QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
- {
- 80142d6: b580 push {r7, lr}
- 80142d8: b086 sub sp, #24
- 80142da: af00 add r7, sp, #0
- 80142dc: 4603 mov r3, r0
- 80142de: 71fb strb r3, [r7, #7]
- QueueHandle_t xNewQueue;
- const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
- 80142e0: 2301 movs r3, #1
- 80142e2: 617b str r3, [r7, #20]
- 80142e4: 2300 movs r3, #0
- 80142e6: 613b str r3, [r7, #16]
- xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
- 80142e8: 79fb ldrb r3, [r7, #7]
- 80142ea: 461a mov r2, r3
- 80142ec: 6939 ldr r1, [r7, #16]
- 80142ee: 6978 ldr r0, [r7, #20]
- 80142f0: f7ff ff79 bl 80141e6 <xQueueGenericCreate>
- 80142f4: 60f8 str r0, [r7, #12]
- prvInitialiseMutex( ( Queue_t * ) xNewQueue );
- 80142f6: 68f8 ldr r0, [r7, #12]
- 80142f8: f7ff ffd3 bl 80142a2 <prvInitialiseMutex>
- return xNewQueue;
- 80142fc: 68fb ldr r3, [r7, #12]
- }
- 80142fe: 4618 mov r0, r3
- 8014300: 3718 adds r7, #24
- 8014302: 46bd mov sp, r7
- 8014304: bd80 pop {r7, pc}
- 08014306 <xQueueCreateMutexStatic>:
- /*-----------------------------------------------------------*/
- #if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
- QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
- {
- 8014306: b580 push {r7, lr}
- 8014308: b088 sub sp, #32
- 801430a: af02 add r7, sp, #8
- 801430c: 4603 mov r3, r0
- 801430e: 6039 str r1, [r7, #0]
- 8014310: 71fb strb r3, [r7, #7]
- QueueHandle_t xNewQueue;
- const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
- 8014312: 2301 movs r3, #1
- 8014314: 617b str r3, [r7, #20]
- 8014316: 2300 movs r3, #0
- 8014318: 613b str r3, [r7, #16]
- /* Prevent compiler warnings about unused parameters if
- configUSE_TRACE_FACILITY does not equal 1. */
- ( void ) ucQueueType;
- xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
- 801431a: 79fb ldrb r3, [r7, #7]
- 801431c: 9300 str r3, [sp, #0]
- 801431e: 683b ldr r3, [r7, #0]
- 8014320: 2200 movs r2, #0
- 8014322: 6939 ldr r1, [r7, #16]
- 8014324: 6978 ldr r0, [r7, #20]
- 8014326: f7ff fee1 bl 80140ec <xQueueGenericCreateStatic>
- 801432a: 60f8 str r0, [r7, #12]
- prvInitialiseMutex( ( Queue_t * ) xNewQueue );
- 801432c: 68f8 ldr r0, [r7, #12]
- 801432e: f7ff ffb8 bl 80142a2 <prvInitialiseMutex>
- return xNewQueue;
- 8014332: 68fb ldr r3, [r7, #12]
- }
- 8014334: 4618 mov r0, r3
- 8014336: 3718 adds r7, #24
- 8014338: 46bd mov sp, r7
- 801433a: bd80 pop {r7, pc}
- 0801433c <xQueueGiveMutexRecursive>:
- /*-----------------------------------------------------------*/
- #if ( configUSE_RECURSIVE_MUTEXES == 1 )
- BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
- {
- 801433c: b590 push {r4, r7, lr}
- 801433e: b087 sub sp, #28
- 8014340: af00 add r7, sp, #0
- 8014342: 6078 str r0, [r7, #4]
- BaseType_t xReturn;
- Queue_t * const pxMutex = ( Queue_t * ) xMutex;
- 8014344: 687b ldr r3, [r7, #4]
- 8014346: 613b str r3, [r7, #16]
- configASSERT( pxMutex );
- 8014348: 693b ldr r3, [r7, #16]
- 801434a: 2b00 cmp r3, #0
- 801434c: d10b bne.n 8014366 <xQueueGiveMutexRecursive+0x2a>
- __asm volatile
- 801434e: f04f 0350 mov.w r3, #80 @ 0x50
- 8014352: f383 8811 msr BASEPRI, r3
- 8014356: f3bf 8f6f isb sy
- 801435a: f3bf 8f4f dsb sy
- 801435e: 60fb str r3, [r7, #12]
- }
- 8014360: bf00 nop
- 8014362: bf00 nop
- 8014364: e7fd b.n 8014362 <xQueueGiveMutexRecursive+0x26>
- change outside of this task. If this task does not hold the mutex then
- pxMutexHolder can never coincidentally equal the tasks handle, and as
- this is the only condition we are interested in it does not matter if
- pxMutexHolder is accessed simultaneously by another task. Therefore no
- mutual exclusion is required to test the pxMutexHolder variable. */
- if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
- 8014366: 693b ldr r3, [r7, #16]
- 8014368: 689c ldr r4, [r3, #8]
- 801436a: f001 fe39 bl 8015fe0 <xTaskGetCurrentTaskHandle>
- 801436e: 4603 mov r3, r0
- 8014370: 429c cmp r4, r3
- 8014372: d111 bne.n 8014398 <xQueueGiveMutexRecursive+0x5c>
- /* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
- the task handle, therefore no underflow check is required. Also,
- uxRecursiveCallCount is only modified by the mutex holder, and as
- there can only be one, no mutual exclusion is required to modify the
- uxRecursiveCallCount member. */
- ( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
- 8014374: 693b ldr r3, [r7, #16]
- 8014376: 68db ldr r3, [r3, #12]
- 8014378: 1e5a subs r2, r3, #1
- 801437a: 693b ldr r3, [r7, #16]
- 801437c: 60da str r2, [r3, #12]
- /* Has the recursive call count unwound to 0? */
- if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
- 801437e: 693b ldr r3, [r7, #16]
- 8014380: 68db ldr r3, [r3, #12]
- 8014382: 2b00 cmp r3, #0
- 8014384: d105 bne.n 8014392 <xQueueGiveMutexRecursive+0x56>
- {
- /* Return the mutex. This will automatically unblock any other
- task that might be waiting to access the mutex. */
- ( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
- 8014386: 2300 movs r3, #0
- 8014388: 2200 movs r2, #0
- 801438a: 2100 movs r1, #0
- 801438c: 6938 ldr r0, [r7, #16]
- 801438e: f000 f841 bl 8014414 <xQueueGenericSend>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- xReturn = pdPASS;
- 8014392: 2301 movs r3, #1
- 8014394: 617b str r3, [r7, #20]
- 8014396: e001 b.n 801439c <xQueueGiveMutexRecursive+0x60>
- }
- else
- {
- /* The mutex cannot be given because the calling task is not the
- holder. */
- xReturn = pdFAIL;
- 8014398: 2300 movs r3, #0
- 801439a: 617b str r3, [r7, #20]
- traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
- }
- return xReturn;
- 801439c: 697b ldr r3, [r7, #20]
- }
- 801439e: 4618 mov r0, r3
- 80143a0: 371c adds r7, #28
- 80143a2: 46bd mov sp, r7
- 80143a4: bd90 pop {r4, r7, pc}
- 080143a6 <xQueueTakeMutexRecursive>:
- /*-----------------------------------------------------------*/
- #if ( configUSE_RECURSIVE_MUTEXES == 1 )
- BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
- {
- 80143a6: b590 push {r4, r7, lr}
- 80143a8: b087 sub sp, #28
- 80143aa: af00 add r7, sp, #0
- 80143ac: 6078 str r0, [r7, #4]
- 80143ae: 6039 str r1, [r7, #0]
- BaseType_t xReturn;
- Queue_t * const pxMutex = ( Queue_t * ) xMutex;
- 80143b0: 687b ldr r3, [r7, #4]
- 80143b2: 613b str r3, [r7, #16]
- configASSERT( pxMutex );
- 80143b4: 693b ldr r3, [r7, #16]
- 80143b6: 2b00 cmp r3, #0
- 80143b8: d10b bne.n 80143d2 <xQueueTakeMutexRecursive+0x2c>
- __asm volatile
- 80143ba: f04f 0350 mov.w r3, #80 @ 0x50
- 80143be: f383 8811 msr BASEPRI, r3
- 80143c2: f3bf 8f6f isb sy
- 80143c6: f3bf 8f4f dsb sy
- 80143ca: 60fb str r3, [r7, #12]
- }
- 80143cc: bf00 nop
- 80143ce: bf00 nop
- 80143d0: e7fd b.n 80143ce <xQueueTakeMutexRecursive+0x28>
- /* Comments regarding mutual exclusion as per those within
- xQueueGiveMutexRecursive(). */
- traceTAKE_MUTEX_RECURSIVE( pxMutex );
- if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
- 80143d2: 693b ldr r3, [r7, #16]
- 80143d4: 689c ldr r4, [r3, #8]
- 80143d6: f001 fe03 bl 8015fe0 <xTaskGetCurrentTaskHandle>
- 80143da: 4603 mov r3, r0
- 80143dc: 429c cmp r4, r3
- 80143de: d107 bne.n 80143f0 <xQueueTakeMutexRecursive+0x4a>
- {
- ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
- 80143e0: 693b ldr r3, [r7, #16]
- 80143e2: 68db ldr r3, [r3, #12]
- 80143e4: 1c5a adds r2, r3, #1
- 80143e6: 693b ldr r3, [r7, #16]
- 80143e8: 60da str r2, [r3, #12]
- xReturn = pdPASS;
- 80143ea: 2301 movs r3, #1
- 80143ec: 617b str r3, [r7, #20]
- 80143ee: e00c b.n 801440a <xQueueTakeMutexRecursive+0x64>
- }
- else
- {
- xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
- 80143f0: 6839 ldr r1, [r7, #0]
- 80143f2: 6938 ldr r0, [r7, #16]
- 80143f4: f000 fa90 bl 8014918 <xQueueSemaphoreTake>
- 80143f8: 6178 str r0, [r7, #20]
- /* pdPASS will only be returned if the mutex was successfully
- obtained. The calling task may have entered the Blocked state
- before reaching here. */
- if( xReturn != pdFAIL )
- 80143fa: 697b ldr r3, [r7, #20]
- 80143fc: 2b00 cmp r3, #0
- 80143fe: d004 beq.n 801440a <xQueueTakeMutexRecursive+0x64>
- {
- ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
- 8014400: 693b ldr r3, [r7, #16]
- 8014402: 68db ldr r3, [r3, #12]
- 8014404: 1c5a adds r2, r3, #1
- 8014406: 693b ldr r3, [r7, #16]
- 8014408: 60da str r2, [r3, #12]
- {
- traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
- }
- }
- return xReturn;
- 801440a: 697b ldr r3, [r7, #20]
- }
- 801440c: 4618 mov r0, r3
- 801440e: 371c adds r7, #28
- 8014410: 46bd mov sp, r7
- 8014412: bd90 pop {r4, r7, pc}
- 08014414 <xQueueGenericSend>:
- #endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
- /*-----------------------------------------------------------*/
- BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
- {
- 8014414: b580 push {r7, lr}
- 8014416: b08e sub sp, #56 @ 0x38
- 8014418: af00 add r7, sp, #0
- 801441a: 60f8 str r0, [r7, #12]
- 801441c: 60b9 str r1, [r7, #8]
- 801441e: 607a str r2, [r7, #4]
- 8014420: 603b str r3, [r7, #0]
- BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
- 8014422: 2300 movs r3, #0
- 8014424: 637b str r3, [r7, #52] @ 0x34
- TimeOut_t xTimeOut;
- Queue_t * const pxQueue = xQueue;
- 8014426: 68fb ldr r3, [r7, #12]
- 8014428: 633b str r3, [r7, #48] @ 0x30
- configASSERT( pxQueue );
- 801442a: 6b3b ldr r3, [r7, #48] @ 0x30
- 801442c: 2b00 cmp r3, #0
- 801442e: d10b bne.n 8014448 <xQueueGenericSend+0x34>
- __asm volatile
- 8014430: f04f 0350 mov.w r3, #80 @ 0x50
- 8014434: f383 8811 msr BASEPRI, r3
- 8014438: f3bf 8f6f isb sy
- 801443c: f3bf 8f4f dsb sy
- 8014440: 62bb str r3, [r7, #40] @ 0x28
- }
- 8014442: bf00 nop
- 8014444: bf00 nop
- 8014446: e7fd b.n 8014444 <xQueueGenericSend+0x30>
- configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
- 8014448: 68bb ldr r3, [r7, #8]
- 801444a: 2b00 cmp r3, #0
- 801444c: d103 bne.n 8014456 <xQueueGenericSend+0x42>
- 801444e: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014450: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014452: 2b00 cmp r3, #0
- 8014454: d101 bne.n 801445a <xQueueGenericSend+0x46>
- 8014456: 2301 movs r3, #1
- 8014458: e000 b.n 801445c <xQueueGenericSend+0x48>
- 801445a: 2300 movs r3, #0
- 801445c: 2b00 cmp r3, #0
- 801445e: d10b bne.n 8014478 <xQueueGenericSend+0x64>
- __asm volatile
- 8014460: f04f 0350 mov.w r3, #80 @ 0x50
- 8014464: f383 8811 msr BASEPRI, r3
- 8014468: f3bf 8f6f isb sy
- 801446c: f3bf 8f4f dsb sy
- 8014470: 627b str r3, [r7, #36] @ 0x24
- }
- 8014472: bf00 nop
- 8014474: bf00 nop
- 8014476: e7fd b.n 8014474 <xQueueGenericSend+0x60>
- configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
- 8014478: 683b ldr r3, [r7, #0]
- 801447a: 2b02 cmp r3, #2
- 801447c: d103 bne.n 8014486 <xQueueGenericSend+0x72>
- 801447e: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014480: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8014482: 2b01 cmp r3, #1
- 8014484: d101 bne.n 801448a <xQueueGenericSend+0x76>
- 8014486: 2301 movs r3, #1
- 8014488: e000 b.n 801448c <xQueueGenericSend+0x78>
- 801448a: 2300 movs r3, #0
- 801448c: 2b00 cmp r3, #0
- 801448e: d10b bne.n 80144a8 <xQueueGenericSend+0x94>
- __asm volatile
- 8014490: f04f 0350 mov.w r3, #80 @ 0x50
- 8014494: f383 8811 msr BASEPRI, r3
- 8014498: f3bf 8f6f isb sy
- 801449c: f3bf 8f4f dsb sy
- 80144a0: 623b str r3, [r7, #32]
- }
- 80144a2: bf00 nop
- 80144a4: bf00 nop
- 80144a6: e7fd b.n 80144a4 <xQueueGenericSend+0x90>
- #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
- {
- configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
- 80144a8: f001 fdaa bl 8016000 <xTaskGetSchedulerState>
- 80144ac: 4603 mov r3, r0
- 80144ae: 2b00 cmp r3, #0
- 80144b0: d102 bne.n 80144b8 <xQueueGenericSend+0xa4>
- 80144b2: 687b ldr r3, [r7, #4]
- 80144b4: 2b00 cmp r3, #0
- 80144b6: d101 bne.n 80144bc <xQueueGenericSend+0xa8>
- 80144b8: 2301 movs r3, #1
- 80144ba: e000 b.n 80144be <xQueueGenericSend+0xaa>
- 80144bc: 2300 movs r3, #0
- 80144be: 2b00 cmp r3, #0
- 80144c0: d10b bne.n 80144da <xQueueGenericSend+0xc6>
- __asm volatile
- 80144c2: f04f 0350 mov.w r3, #80 @ 0x50
- 80144c6: f383 8811 msr BASEPRI, r3
- 80144ca: f3bf 8f6f isb sy
- 80144ce: f3bf 8f4f dsb sy
- 80144d2: 61fb str r3, [r7, #28]
- }
- 80144d4: bf00 nop
- 80144d6: bf00 nop
- 80144d8: e7fd b.n 80144d6 <xQueueGenericSend+0xc2>
- /*lint -save -e904 This function relaxes the coding standard somewhat to
- allow return statements within the function itself. This is done in the
- interest of execution time efficiency. */
- for( ;; )
- {
- taskENTER_CRITICAL();
- 80144da: f002 ff15 bl 8017308 <vPortEnterCritical>
- {
- /* Is there room on the queue now? The running task must be the
- highest priority task wanting to access the queue. If the head item
- in the queue is to be overwritten then it does not matter if the
- queue is full. */
- if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
- 80144de: 6b3b ldr r3, [r7, #48] @ 0x30
- 80144e0: 6b9a ldr r2, [r3, #56] @ 0x38
- 80144e2: 6b3b ldr r3, [r7, #48] @ 0x30
- 80144e4: 6bdb ldr r3, [r3, #60] @ 0x3c
- 80144e6: 429a cmp r2, r3
- 80144e8: d302 bcc.n 80144f0 <xQueueGenericSend+0xdc>
- 80144ea: 683b ldr r3, [r7, #0]
- 80144ec: 2b02 cmp r3, #2
- 80144ee: d129 bne.n 8014544 <xQueueGenericSend+0x130>
- }
- }
- }
- #else /* configUSE_QUEUE_SETS */
- {
- xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
- 80144f0: 683a ldr r2, [r7, #0]
- 80144f2: 68b9 ldr r1, [r7, #8]
- 80144f4: 6b38 ldr r0, [r7, #48] @ 0x30
- 80144f6: f000 fbb9 bl 8014c6c <prvCopyDataToQueue>
- 80144fa: 62f8 str r0, [r7, #44] @ 0x2c
- /* If there was a task waiting for data to arrive on the
- queue then unblock it now. */
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
- 80144fc: 6b3b ldr r3, [r7, #48] @ 0x30
- 80144fe: 6a5b ldr r3, [r3, #36] @ 0x24
- 8014500: 2b00 cmp r3, #0
- 8014502: d010 beq.n 8014526 <xQueueGenericSend+0x112>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
- 8014504: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014506: 3324 adds r3, #36 @ 0x24
- 8014508: 4618 mov r0, r3
- 801450a: f001 fb7b bl 8015c04 <xTaskRemoveFromEventList>
- 801450e: 4603 mov r3, r0
- 8014510: 2b00 cmp r3, #0
- 8014512: d013 beq.n 801453c <xQueueGenericSend+0x128>
- {
- /* The unblocked task has a priority higher than
- our own so yield immediately. Yes it is ok to do
- this from within the critical section - the kernel
- takes care of that. */
- queueYIELD_IF_USING_PREEMPTION();
- 8014514: 4b3f ldr r3, [pc, #252] @ (8014614 <xQueueGenericSend+0x200>)
- 8014516: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 801451a: 601a str r2, [r3, #0]
- 801451c: f3bf 8f4f dsb sy
- 8014520: f3bf 8f6f isb sy
- 8014524: e00a b.n 801453c <xQueueGenericSend+0x128>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- else if( xYieldRequired != pdFALSE )
- 8014526: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014528: 2b00 cmp r3, #0
- 801452a: d007 beq.n 801453c <xQueueGenericSend+0x128>
- {
- /* This path is a special case that will only get
- executed if the task was holding multiple mutexes and
- the mutexes were given back in an order that is
- different to that in which they were taken. */
- queueYIELD_IF_USING_PREEMPTION();
- 801452c: 4b39 ldr r3, [pc, #228] @ (8014614 <xQueueGenericSend+0x200>)
- 801452e: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8014532: 601a str r2, [r3, #0]
- 8014534: f3bf 8f4f dsb sy
- 8014538: f3bf 8f6f isb sy
- mtCOVERAGE_TEST_MARKER();
- }
- }
- #endif /* configUSE_QUEUE_SETS */
- taskEXIT_CRITICAL();
- 801453c: f002 ff16 bl 801736c <vPortExitCritical>
- return pdPASS;
- 8014540: 2301 movs r3, #1
- 8014542: e063 b.n 801460c <xQueueGenericSend+0x1f8>
- }
- else
- {
- if( xTicksToWait == ( TickType_t ) 0 )
- 8014544: 687b ldr r3, [r7, #4]
- 8014546: 2b00 cmp r3, #0
- 8014548: d103 bne.n 8014552 <xQueueGenericSend+0x13e>
- {
- /* The queue was full and no block time is specified (or
- the block time has expired) so leave now. */
- taskEXIT_CRITICAL();
- 801454a: f002 ff0f bl 801736c <vPortExitCritical>
- /* Return to the original privilege level before exiting
- the function. */
- traceQUEUE_SEND_FAILED( pxQueue );
- return errQUEUE_FULL;
- 801454e: 2300 movs r3, #0
- 8014550: e05c b.n 801460c <xQueueGenericSend+0x1f8>
- }
- else if( xEntryTimeSet == pdFALSE )
- 8014552: 6b7b ldr r3, [r7, #52] @ 0x34
- 8014554: 2b00 cmp r3, #0
- 8014556: d106 bne.n 8014566 <xQueueGenericSend+0x152>
- {
- /* The queue was full and a block time was specified so
- configure the timeout structure. */
- vTaskInternalSetTimeOutState( &xTimeOut );
- 8014558: f107 0314 add.w r3, r7, #20
- 801455c: 4618 mov r0, r3
- 801455e: f001 fbdd bl 8015d1c <vTaskInternalSetTimeOutState>
- xEntryTimeSet = pdTRUE;
- 8014562: 2301 movs r3, #1
- 8014564: 637b str r3, [r7, #52] @ 0x34
- /* Entry time was already set. */
- mtCOVERAGE_TEST_MARKER();
- }
- }
- }
- taskEXIT_CRITICAL();
- 8014566: f002 ff01 bl 801736c <vPortExitCritical>
- /* Interrupts and other tasks can send to and receive from the queue
- now the critical section has been exited. */
- vTaskSuspendAll();
- 801456a: f001 f90f bl 801578c <vTaskSuspendAll>
- prvLockQueue( pxQueue );
- 801456e: f002 fecb bl 8017308 <vPortEnterCritical>
- 8014572: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014574: f893 3044 ldrb.w r3, [r3, #68] @ 0x44
- 8014578: b25b sxtb r3, r3
- 801457a: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 801457e: d103 bne.n 8014588 <xQueueGenericSend+0x174>
- 8014580: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014582: 2200 movs r2, #0
- 8014584: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 8014588: 6b3b ldr r3, [r7, #48] @ 0x30
- 801458a: f893 3045 ldrb.w r3, [r3, #69] @ 0x45
- 801458e: b25b sxtb r3, r3
- 8014590: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014594: d103 bne.n 801459e <xQueueGenericSend+0x18a>
- 8014596: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014598: 2200 movs r2, #0
- 801459a: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 801459e: f002 fee5 bl 801736c <vPortExitCritical>
- /* Update the timeout state to see if it has expired yet. */
- if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
- 80145a2: 1d3a adds r2, r7, #4
- 80145a4: f107 0314 add.w r3, r7, #20
- 80145a8: 4611 mov r1, r2
- 80145aa: 4618 mov r0, r3
- 80145ac: f001 fbcc bl 8015d48 <xTaskCheckForTimeOut>
- 80145b0: 4603 mov r3, r0
- 80145b2: 2b00 cmp r3, #0
- 80145b4: d124 bne.n 8014600 <xQueueGenericSend+0x1ec>
- {
- if( prvIsQueueFull( pxQueue ) != pdFALSE )
- 80145b6: 6b38 ldr r0, [r7, #48] @ 0x30
- 80145b8: f000 fc50 bl 8014e5c <prvIsQueueFull>
- 80145bc: 4603 mov r3, r0
- 80145be: 2b00 cmp r3, #0
- 80145c0: d018 beq.n 80145f4 <xQueueGenericSend+0x1e0>
- {
- traceBLOCKING_ON_QUEUE_SEND( pxQueue );
- vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
- 80145c2: 6b3b ldr r3, [r7, #48] @ 0x30
- 80145c4: 3310 adds r3, #16
- 80145c6: 687a ldr r2, [r7, #4]
- 80145c8: 4611 mov r1, r2
- 80145ca: 4618 mov r0, r3
- 80145cc: f001 fac8 bl 8015b60 <vTaskPlaceOnEventList>
- /* Unlocking the queue means queue events can effect the
- event list. It is possible that interrupts occurring now
- remove this task from the event list again - but as the
- scheduler is suspended the task will go onto the pending
- ready last instead of the actual ready list. */
- prvUnlockQueue( pxQueue );
- 80145d0: 6b38 ldr r0, [r7, #48] @ 0x30
- 80145d2: f000 fbdb bl 8014d8c <prvUnlockQueue>
- /* Resuming the scheduler will move tasks from the pending
- ready list into the ready list - so it is feasible that this
- task is already in a ready list before it yields - in which
- case the yield will not cause a context switch unless there
- is also a higher priority task in the pending ready list. */
- if( xTaskResumeAll() == pdFALSE )
- 80145d6: f001 f8e7 bl 80157a8 <xTaskResumeAll>
- 80145da: 4603 mov r3, r0
- 80145dc: 2b00 cmp r3, #0
- 80145de: f47f af7c bne.w 80144da <xQueueGenericSend+0xc6>
- {
- portYIELD_WITHIN_API();
- 80145e2: 4b0c ldr r3, [pc, #48] @ (8014614 <xQueueGenericSend+0x200>)
- 80145e4: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 80145e8: 601a str r2, [r3, #0]
- 80145ea: f3bf 8f4f dsb sy
- 80145ee: f3bf 8f6f isb sy
- 80145f2: e772 b.n 80144da <xQueueGenericSend+0xc6>
- }
- }
- else
- {
- /* Try again. */
- prvUnlockQueue( pxQueue );
- 80145f4: 6b38 ldr r0, [r7, #48] @ 0x30
- 80145f6: f000 fbc9 bl 8014d8c <prvUnlockQueue>
- ( void ) xTaskResumeAll();
- 80145fa: f001 f8d5 bl 80157a8 <xTaskResumeAll>
- 80145fe: e76c b.n 80144da <xQueueGenericSend+0xc6>
- }
- }
- else
- {
- /* The timeout has expired. */
- prvUnlockQueue( pxQueue );
- 8014600: 6b38 ldr r0, [r7, #48] @ 0x30
- 8014602: f000 fbc3 bl 8014d8c <prvUnlockQueue>
- ( void ) xTaskResumeAll();
- 8014606: f001 f8cf bl 80157a8 <xTaskResumeAll>
- traceQUEUE_SEND_FAILED( pxQueue );
- return errQUEUE_FULL;
- 801460a: 2300 movs r3, #0
- }
- } /*lint -restore */
- }
- 801460c: 4618 mov r0, r3
- 801460e: 3738 adds r7, #56 @ 0x38
- 8014610: 46bd mov sp, r7
- 8014612: bd80 pop {r7, pc}
- 8014614: e000ed04 .word 0xe000ed04
- 08014618 <xQueueGenericSendFromISR>:
- /*-----------------------------------------------------------*/
- BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
- {
- 8014618: b580 push {r7, lr}
- 801461a: b090 sub sp, #64 @ 0x40
- 801461c: af00 add r7, sp, #0
- 801461e: 60f8 str r0, [r7, #12]
- 8014620: 60b9 str r1, [r7, #8]
- 8014622: 607a str r2, [r7, #4]
- 8014624: 603b str r3, [r7, #0]
- BaseType_t xReturn;
- UBaseType_t uxSavedInterruptStatus;
- Queue_t * const pxQueue = xQueue;
- 8014626: 68fb ldr r3, [r7, #12]
- 8014628: 63bb str r3, [r7, #56] @ 0x38
- configASSERT( pxQueue );
- 801462a: 6bbb ldr r3, [r7, #56] @ 0x38
- 801462c: 2b00 cmp r3, #0
- 801462e: d10b bne.n 8014648 <xQueueGenericSendFromISR+0x30>
- __asm volatile
- 8014630: f04f 0350 mov.w r3, #80 @ 0x50
- 8014634: f383 8811 msr BASEPRI, r3
- 8014638: f3bf 8f6f isb sy
- 801463c: f3bf 8f4f dsb sy
- 8014640: 62bb str r3, [r7, #40] @ 0x28
- }
- 8014642: bf00 nop
- 8014644: bf00 nop
- 8014646: e7fd b.n 8014644 <xQueueGenericSendFromISR+0x2c>
- configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
- 8014648: 68bb ldr r3, [r7, #8]
- 801464a: 2b00 cmp r3, #0
- 801464c: d103 bne.n 8014656 <xQueueGenericSendFromISR+0x3e>
- 801464e: 6bbb ldr r3, [r7, #56] @ 0x38
- 8014650: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014652: 2b00 cmp r3, #0
- 8014654: d101 bne.n 801465a <xQueueGenericSendFromISR+0x42>
- 8014656: 2301 movs r3, #1
- 8014658: e000 b.n 801465c <xQueueGenericSendFromISR+0x44>
- 801465a: 2300 movs r3, #0
- 801465c: 2b00 cmp r3, #0
- 801465e: d10b bne.n 8014678 <xQueueGenericSendFromISR+0x60>
- __asm volatile
- 8014660: f04f 0350 mov.w r3, #80 @ 0x50
- 8014664: f383 8811 msr BASEPRI, r3
- 8014668: f3bf 8f6f isb sy
- 801466c: f3bf 8f4f dsb sy
- 8014670: 627b str r3, [r7, #36] @ 0x24
- }
- 8014672: bf00 nop
- 8014674: bf00 nop
- 8014676: e7fd b.n 8014674 <xQueueGenericSendFromISR+0x5c>
- configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
- 8014678: 683b ldr r3, [r7, #0]
- 801467a: 2b02 cmp r3, #2
- 801467c: d103 bne.n 8014686 <xQueueGenericSendFromISR+0x6e>
- 801467e: 6bbb ldr r3, [r7, #56] @ 0x38
- 8014680: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8014682: 2b01 cmp r3, #1
- 8014684: d101 bne.n 801468a <xQueueGenericSendFromISR+0x72>
- 8014686: 2301 movs r3, #1
- 8014688: e000 b.n 801468c <xQueueGenericSendFromISR+0x74>
- 801468a: 2300 movs r3, #0
- 801468c: 2b00 cmp r3, #0
- 801468e: d10b bne.n 80146a8 <xQueueGenericSendFromISR+0x90>
- __asm volatile
- 8014690: f04f 0350 mov.w r3, #80 @ 0x50
- 8014694: f383 8811 msr BASEPRI, r3
- 8014698: f3bf 8f6f isb sy
- 801469c: f3bf 8f4f dsb sy
- 80146a0: 623b str r3, [r7, #32]
- }
- 80146a2: bf00 nop
- 80146a4: bf00 nop
- 80146a6: e7fd b.n 80146a4 <xQueueGenericSendFromISR+0x8c>
- that have been assigned a priority at or (logically) below the maximum
- system call interrupt priority. FreeRTOS maintains a separate interrupt
- safe API to ensure interrupt entry is as fast and as simple as possible.
- More information (albeit Cortex-M specific) is provided on the following
- link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
- portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
- 80146a8: f002 ff0e bl 80174c8 <vPortValidateInterruptPriority>
- portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
- {
- uint32_t ulOriginalBASEPRI, ulNewBASEPRI;
- __asm volatile
- 80146ac: f3ef 8211 mrs r2, BASEPRI
- 80146b0: f04f 0350 mov.w r3, #80 @ 0x50
- 80146b4: f383 8811 msr BASEPRI, r3
- 80146b8: f3bf 8f6f isb sy
- 80146bc: f3bf 8f4f dsb sy
- 80146c0: 61fa str r2, [r7, #28]
- 80146c2: 61bb str r3, [r7, #24]
- :"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
- );
- /* This return will not be reached but is necessary to prevent compiler
- warnings. */
- return ulOriginalBASEPRI;
- 80146c4: 69fb ldr r3, [r7, #28]
- /* Similar to xQueueGenericSend, except without blocking if there is no room
- in the queue. Also don't directly wake a task that was blocked on a queue
- read, instead return a flag to say whether a context switch is required or
- not (i.e. has a task with a higher priority than us been woken by this
- post). */
- uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
- 80146c6: 637b str r3, [r7, #52] @ 0x34
- {
- if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
- 80146c8: 6bbb ldr r3, [r7, #56] @ 0x38
- 80146ca: 6b9a ldr r2, [r3, #56] @ 0x38
- 80146cc: 6bbb ldr r3, [r7, #56] @ 0x38
- 80146ce: 6bdb ldr r3, [r3, #60] @ 0x3c
- 80146d0: 429a cmp r2, r3
- 80146d2: d302 bcc.n 80146da <xQueueGenericSendFromISR+0xc2>
- 80146d4: 683b ldr r3, [r7, #0]
- 80146d6: 2b02 cmp r3, #2
- 80146d8: d12f bne.n 801473a <xQueueGenericSendFromISR+0x122>
- {
- const int8_t cTxLock = pxQueue->cTxLock;
- 80146da: 6bbb ldr r3, [r7, #56] @ 0x38
- 80146dc: f893 3045 ldrb.w r3, [r3, #69] @ 0x45
- 80146e0: f887 3033 strb.w r3, [r7, #51] @ 0x33
- const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
- 80146e4: 6bbb ldr r3, [r7, #56] @ 0x38
- 80146e6: 6b9b ldr r3, [r3, #56] @ 0x38
- 80146e8: 62fb str r3, [r7, #44] @ 0x2c
- /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
- semaphore or mutex. That means prvCopyDataToQueue() cannot result
- in a task disinheriting a priority and prvCopyDataToQueue() can be
- called here even though the disinherit function does not check if
- the scheduler is suspended before accessing the ready lists. */
- ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
- 80146ea: 683a ldr r2, [r7, #0]
- 80146ec: 68b9 ldr r1, [r7, #8]
- 80146ee: 6bb8 ldr r0, [r7, #56] @ 0x38
- 80146f0: f000 fabc bl 8014c6c <prvCopyDataToQueue>
- /* The event list is not altered if the queue is locked. This will
- be done when the queue is unlocked later. */
- if( cTxLock == queueUNLOCKED )
- 80146f4: f997 3033 ldrsb.w r3, [r7, #51] @ 0x33
- 80146f8: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 80146fc: d112 bne.n 8014724 <xQueueGenericSendFromISR+0x10c>
- }
- }
- }
- #else /* configUSE_QUEUE_SETS */
- {
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
- 80146fe: 6bbb ldr r3, [r7, #56] @ 0x38
- 8014700: 6a5b ldr r3, [r3, #36] @ 0x24
- 8014702: 2b00 cmp r3, #0
- 8014704: d016 beq.n 8014734 <xQueueGenericSendFromISR+0x11c>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
- 8014706: 6bbb ldr r3, [r7, #56] @ 0x38
- 8014708: 3324 adds r3, #36 @ 0x24
- 801470a: 4618 mov r0, r3
- 801470c: f001 fa7a bl 8015c04 <xTaskRemoveFromEventList>
- 8014710: 4603 mov r3, r0
- 8014712: 2b00 cmp r3, #0
- 8014714: d00e beq.n 8014734 <xQueueGenericSendFromISR+0x11c>
- {
- /* The task waiting has a higher priority so record that a
- context switch is required. */
- if( pxHigherPriorityTaskWoken != NULL )
- 8014716: 687b ldr r3, [r7, #4]
- 8014718: 2b00 cmp r3, #0
- 801471a: d00b beq.n 8014734 <xQueueGenericSendFromISR+0x11c>
- {
- *pxHigherPriorityTaskWoken = pdTRUE;
- 801471c: 687b ldr r3, [r7, #4]
- 801471e: 2201 movs r2, #1
- 8014720: 601a str r2, [r3, #0]
- 8014722: e007 b.n 8014734 <xQueueGenericSendFromISR+0x11c>
- }
- else
- {
- /* Increment the lock count so the task that unlocks the queue
- knows that data was posted while it was locked. */
- pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
- 8014724: f897 3033 ldrb.w r3, [r7, #51] @ 0x33
- 8014728: 3301 adds r3, #1
- 801472a: b2db uxtb r3, r3
- 801472c: b25a sxtb r2, r3
- 801472e: 6bbb ldr r3, [r7, #56] @ 0x38
- 8014730: f883 2045 strb.w r2, [r3, #69] @ 0x45
- }
- xReturn = pdPASS;
- 8014734: 2301 movs r3, #1
- 8014736: 63fb str r3, [r7, #60] @ 0x3c
- {
- 8014738: e001 b.n 801473e <xQueueGenericSendFromISR+0x126>
- }
- else
- {
- traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
- xReturn = errQUEUE_FULL;
- 801473a: 2300 movs r3, #0
- 801473c: 63fb str r3, [r7, #60] @ 0x3c
- 801473e: 6b7b ldr r3, [r7, #52] @ 0x34
- 8014740: 617b str r3, [r7, #20]
- }
- /*-----------------------------------------------------------*/
- portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
- {
- __asm volatile
- 8014742: 697b ldr r3, [r7, #20]
- 8014744: f383 8811 msr BASEPRI, r3
- (
- " msr basepri, %0 " :: "r" ( ulNewMaskValue ) : "memory"
- );
- }
- 8014748: bf00 nop
- }
- }
- portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
- return xReturn;
- 801474a: 6bfb ldr r3, [r7, #60] @ 0x3c
- }
- 801474c: 4618 mov r0, r3
- 801474e: 3740 adds r7, #64 @ 0x40
- 8014750: 46bd mov sp, r7
- 8014752: bd80 pop {r7, pc}
- 08014754 <xQueueReceive>:
- return xReturn;
- }
- /*-----------------------------------------------------------*/
- BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
- {
- 8014754: b580 push {r7, lr}
- 8014756: b08c sub sp, #48 @ 0x30
- 8014758: af00 add r7, sp, #0
- 801475a: 60f8 str r0, [r7, #12]
- 801475c: 60b9 str r1, [r7, #8]
- 801475e: 607a str r2, [r7, #4]
- BaseType_t xEntryTimeSet = pdFALSE;
- 8014760: 2300 movs r3, #0
- 8014762: 62fb str r3, [r7, #44] @ 0x2c
- TimeOut_t xTimeOut;
- Queue_t * const pxQueue = xQueue;
- 8014764: 68fb ldr r3, [r7, #12]
- 8014766: 62bb str r3, [r7, #40] @ 0x28
- /* Check the pointer is not NULL. */
- configASSERT( ( pxQueue ) );
- 8014768: 6abb ldr r3, [r7, #40] @ 0x28
- 801476a: 2b00 cmp r3, #0
- 801476c: d10b bne.n 8014786 <xQueueReceive+0x32>
- __asm volatile
- 801476e: f04f 0350 mov.w r3, #80 @ 0x50
- 8014772: f383 8811 msr BASEPRI, r3
- 8014776: f3bf 8f6f isb sy
- 801477a: f3bf 8f4f dsb sy
- 801477e: 623b str r3, [r7, #32]
- }
- 8014780: bf00 nop
- 8014782: bf00 nop
- 8014784: e7fd b.n 8014782 <xQueueReceive+0x2e>
- /* The buffer into which data is received can only be NULL if the data size
- is zero (so no data is copied into the buffer. */
- configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
- 8014786: 68bb ldr r3, [r7, #8]
- 8014788: 2b00 cmp r3, #0
- 801478a: d103 bne.n 8014794 <xQueueReceive+0x40>
- 801478c: 6abb ldr r3, [r7, #40] @ 0x28
- 801478e: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014790: 2b00 cmp r3, #0
- 8014792: d101 bne.n 8014798 <xQueueReceive+0x44>
- 8014794: 2301 movs r3, #1
- 8014796: e000 b.n 801479a <xQueueReceive+0x46>
- 8014798: 2300 movs r3, #0
- 801479a: 2b00 cmp r3, #0
- 801479c: d10b bne.n 80147b6 <xQueueReceive+0x62>
- __asm volatile
- 801479e: f04f 0350 mov.w r3, #80 @ 0x50
- 80147a2: f383 8811 msr BASEPRI, r3
- 80147a6: f3bf 8f6f isb sy
- 80147aa: f3bf 8f4f dsb sy
- 80147ae: 61fb str r3, [r7, #28]
- }
- 80147b0: bf00 nop
- 80147b2: bf00 nop
- 80147b4: e7fd b.n 80147b2 <xQueueReceive+0x5e>
- /* Cannot block if the scheduler is suspended. */
- #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
- {
- configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
- 80147b6: f001 fc23 bl 8016000 <xTaskGetSchedulerState>
- 80147ba: 4603 mov r3, r0
- 80147bc: 2b00 cmp r3, #0
- 80147be: d102 bne.n 80147c6 <xQueueReceive+0x72>
- 80147c0: 687b ldr r3, [r7, #4]
- 80147c2: 2b00 cmp r3, #0
- 80147c4: d101 bne.n 80147ca <xQueueReceive+0x76>
- 80147c6: 2301 movs r3, #1
- 80147c8: e000 b.n 80147cc <xQueueReceive+0x78>
- 80147ca: 2300 movs r3, #0
- 80147cc: 2b00 cmp r3, #0
- 80147ce: d10b bne.n 80147e8 <xQueueReceive+0x94>
- __asm volatile
- 80147d0: f04f 0350 mov.w r3, #80 @ 0x50
- 80147d4: f383 8811 msr BASEPRI, r3
- 80147d8: f3bf 8f6f isb sy
- 80147dc: f3bf 8f4f dsb sy
- 80147e0: 61bb str r3, [r7, #24]
- }
- 80147e2: bf00 nop
- 80147e4: bf00 nop
- 80147e6: e7fd b.n 80147e4 <xQueueReceive+0x90>
- /*lint -save -e904 This function relaxes the coding standard somewhat to
- allow return statements within the function itself. This is done in the
- interest of execution time efficiency. */
- for( ;; )
- {
- taskENTER_CRITICAL();
- 80147e8: f002 fd8e bl 8017308 <vPortEnterCritical>
- {
- const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
- 80147ec: 6abb ldr r3, [r7, #40] @ 0x28
- 80147ee: 6b9b ldr r3, [r3, #56] @ 0x38
- 80147f0: 627b str r3, [r7, #36] @ 0x24
- /* Is there data in the queue now? To be running the calling task
- must be the highest priority task wanting to access the queue. */
- if( uxMessagesWaiting > ( UBaseType_t ) 0 )
- 80147f2: 6a7b ldr r3, [r7, #36] @ 0x24
- 80147f4: 2b00 cmp r3, #0
- 80147f6: d01f beq.n 8014838 <xQueueReceive+0xe4>
- {
- /* Data available, remove one item. */
- prvCopyDataFromQueue( pxQueue, pvBuffer );
- 80147f8: 68b9 ldr r1, [r7, #8]
- 80147fa: 6ab8 ldr r0, [r7, #40] @ 0x28
- 80147fc: f000 faa0 bl 8014d40 <prvCopyDataFromQueue>
- traceQUEUE_RECEIVE( pxQueue );
- pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
- 8014800: 6a7b ldr r3, [r7, #36] @ 0x24
- 8014802: 1e5a subs r2, r3, #1
- 8014804: 6abb ldr r3, [r7, #40] @ 0x28
- 8014806: 639a str r2, [r3, #56] @ 0x38
- /* There is now space in the queue, were any tasks waiting to
- post to the queue? If so, unblock the highest priority waiting
- task. */
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
- 8014808: 6abb ldr r3, [r7, #40] @ 0x28
- 801480a: 691b ldr r3, [r3, #16]
- 801480c: 2b00 cmp r3, #0
- 801480e: d00f beq.n 8014830 <xQueueReceive+0xdc>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
- 8014810: 6abb ldr r3, [r7, #40] @ 0x28
- 8014812: 3310 adds r3, #16
- 8014814: 4618 mov r0, r3
- 8014816: f001 f9f5 bl 8015c04 <xTaskRemoveFromEventList>
- 801481a: 4603 mov r3, r0
- 801481c: 2b00 cmp r3, #0
- 801481e: d007 beq.n 8014830 <xQueueReceive+0xdc>
- {
- queueYIELD_IF_USING_PREEMPTION();
- 8014820: 4b3c ldr r3, [pc, #240] @ (8014914 <xQueueReceive+0x1c0>)
- 8014822: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8014826: 601a str r2, [r3, #0]
- 8014828: f3bf 8f4f dsb sy
- 801482c: f3bf 8f6f isb sy
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- taskEXIT_CRITICAL();
- 8014830: f002 fd9c bl 801736c <vPortExitCritical>
- return pdPASS;
- 8014834: 2301 movs r3, #1
- 8014836: e069 b.n 801490c <xQueueReceive+0x1b8>
- }
- else
- {
- if( xTicksToWait == ( TickType_t ) 0 )
- 8014838: 687b ldr r3, [r7, #4]
- 801483a: 2b00 cmp r3, #0
- 801483c: d103 bne.n 8014846 <xQueueReceive+0xf2>
- {
- /* The queue was empty and no block time is specified (or
- the block time has expired) so leave now. */
- taskEXIT_CRITICAL();
- 801483e: f002 fd95 bl 801736c <vPortExitCritical>
- traceQUEUE_RECEIVE_FAILED( pxQueue );
- return errQUEUE_EMPTY;
- 8014842: 2300 movs r3, #0
- 8014844: e062 b.n 801490c <xQueueReceive+0x1b8>
- }
- else if( xEntryTimeSet == pdFALSE )
- 8014846: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014848: 2b00 cmp r3, #0
- 801484a: d106 bne.n 801485a <xQueueReceive+0x106>
- {
- /* The queue was empty and a block time was specified so
- configure the timeout structure. */
- vTaskInternalSetTimeOutState( &xTimeOut );
- 801484c: f107 0310 add.w r3, r7, #16
- 8014850: 4618 mov r0, r3
- 8014852: f001 fa63 bl 8015d1c <vTaskInternalSetTimeOutState>
- xEntryTimeSet = pdTRUE;
- 8014856: 2301 movs r3, #1
- 8014858: 62fb str r3, [r7, #44] @ 0x2c
- /* Entry time was already set. */
- mtCOVERAGE_TEST_MARKER();
- }
- }
- }
- taskEXIT_CRITICAL();
- 801485a: f002 fd87 bl 801736c <vPortExitCritical>
- /* Interrupts and other tasks can send to and receive from the queue
- now the critical section has been exited. */
- vTaskSuspendAll();
- 801485e: f000 ff95 bl 801578c <vTaskSuspendAll>
- prvLockQueue( pxQueue );
- 8014862: f002 fd51 bl 8017308 <vPortEnterCritical>
- 8014866: 6abb ldr r3, [r7, #40] @ 0x28
- 8014868: f893 3044 ldrb.w r3, [r3, #68] @ 0x44
- 801486c: b25b sxtb r3, r3
- 801486e: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014872: d103 bne.n 801487c <xQueueReceive+0x128>
- 8014874: 6abb ldr r3, [r7, #40] @ 0x28
- 8014876: 2200 movs r2, #0
- 8014878: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 801487c: 6abb ldr r3, [r7, #40] @ 0x28
- 801487e: f893 3045 ldrb.w r3, [r3, #69] @ 0x45
- 8014882: b25b sxtb r3, r3
- 8014884: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014888: d103 bne.n 8014892 <xQueueReceive+0x13e>
- 801488a: 6abb ldr r3, [r7, #40] @ 0x28
- 801488c: 2200 movs r2, #0
- 801488e: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 8014892: f002 fd6b bl 801736c <vPortExitCritical>
- /* Update the timeout state to see if it has expired yet. */
- if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
- 8014896: 1d3a adds r2, r7, #4
- 8014898: f107 0310 add.w r3, r7, #16
- 801489c: 4611 mov r1, r2
- 801489e: 4618 mov r0, r3
- 80148a0: f001 fa52 bl 8015d48 <xTaskCheckForTimeOut>
- 80148a4: 4603 mov r3, r0
- 80148a6: 2b00 cmp r3, #0
- 80148a8: d123 bne.n 80148f2 <xQueueReceive+0x19e>
- {
- /* The timeout has not expired. If the queue is still empty place
- the task on the list of tasks waiting to receive from the queue. */
- if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
- 80148aa: 6ab8 ldr r0, [r7, #40] @ 0x28
- 80148ac: f000 fac0 bl 8014e30 <prvIsQueueEmpty>
- 80148b0: 4603 mov r3, r0
- 80148b2: 2b00 cmp r3, #0
- 80148b4: d017 beq.n 80148e6 <xQueueReceive+0x192>
- {
- traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
- vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
- 80148b6: 6abb ldr r3, [r7, #40] @ 0x28
- 80148b8: 3324 adds r3, #36 @ 0x24
- 80148ba: 687a ldr r2, [r7, #4]
- 80148bc: 4611 mov r1, r2
- 80148be: 4618 mov r0, r3
- 80148c0: f001 f94e bl 8015b60 <vTaskPlaceOnEventList>
- prvUnlockQueue( pxQueue );
- 80148c4: 6ab8 ldr r0, [r7, #40] @ 0x28
- 80148c6: f000 fa61 bl 8014d8c <prvUnlockQueue>
- if( xTaskResumeAll() == pdFALSE )
- 80148ca: f000 ff6d bl 80157a8 <xTaskResumeAll>
- 80148ce: 4603 mov r3, r0
- 80148d0: 2b00 cmp r3, #0
- 80148d2: d189 bne.n 80147e8 <xQueueReceive+0x94>
- {
- portYIELD_WITHIN_API();
- 80148d4: 4b0f ldr r3, [pc, #60] @ (8014914 <xQueueReceive+0x1c0>)
- 80148d6: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 80148da: 601a str r2, [r3, #0]
- 80148dc: f3bf 8f4f dsb sy
- 80148e0: f3bf 8f6f isb sy
- 80148e4: e780 b.n 80147e8 <xQueueReceive+0x94>
- }
- else
- {
- /* The queue contains data again. Loop back to try and read the
- data. */
- prvUnlockQueue( pxQueue );
- 80148e6: 6ab8 ldr r0, [r7, #40] @ 0x28
- 80148e8: f000 fa50 bl 8014d8c <prvUnlockQueue>
- ( void ) xTaskResumeAll();
- 80148ec: f000 ff5c bl 80157a8 <xTaskResumeAll>
- 80148f0: e77a b.n 80147e8 <xQueueReceive+0x94>
- }
- else
- {
- /* Timed out. If there is no data in the queue exit, otherwise loop
- back and attempt to read the data. */
- prvUnlockQueue( pxQueue );
- 80148f2: 6ab8 ldr r0, [r7, #40] @ 0x28
- 80148f4: f000 fa4a bl 8014d8c <prvUnlockQueue>
- ( void ) xTaskResumeAll();
- 80148f8: f000 ff56 bl 80157a8 <xTaskResumeAll>
- if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
- 80148fc: 6ab8 ldr r0, [r7, #40] @ 0x28
- 80148fe: f000 fa97 bl 8014e30 <prvIsQueueEmpty>
- 8014902: 4603 mov r3, r0
- 8014904: 2b00 cmp r3, #0
- 8014906: f43f af6f beq.w 80147e8 <xQueueReceive+0x94>
- {
- traceQUEUE_RECEIVE_FAILED( pxQueue );
- return errQUEUE_EMPTY;
- 801490a: 2300 movs r3, #0
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- } /*lint -restore */
- }
- 801490c: 4618 mov r0, r3
- 801490e: 3730 adds r7, #48 @ 0x30
- 8014910: 46bd mov sp, r7
- 8014912: bd80 pop {r7, pc}
- 8014914: e000ed04 .word 0xe000ed04
- 08014918 <xQueueSemaphoreTake>:
- /*-----------------------------------------------------------*/
- BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
- {
- 8014918: b580 push {r7, lr}
- 801491a: b08e sub sp, #56 @ 0x38
- 801491c: af00 add r7, sp, #0
- 801491e: 6078 str r0, [r7, #4]
- 8014920: 6039 str r1, [r7, #0]
- BaseType_t xEntryTimeSet = pdFALSE;
- 8014922: 2300 movs r3, #0
- 8014924: 637b str r3, [r7, #52] @ 0x34
- TimeOut_t xTimeOut;
- Queue_t * const pxQueue = xQueue;
- 8014926: 687b ldr r3, [r7, #4]
- 8014928: 62fb str r3, [r7, #44] @ 0x2c
- #if( configUSE_MUTEXES == 1 )
- BaseType_t xInheritanceOccurred = pdFALSE;
- 801492a: 2300 movs r3, #0
- 801492c: 633b str r3, [r7, #48] @ 0x30
- #endif
- /* Check the queue pointer is not NULL. */
- configASSERT( ( pxQueue ) );
- 801492e: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014930: 2b00 cmp r3, #0
- 8014932: d10b bne.n 801494c <xQueueSemaphoreTake+0x34>
- __asm volatile
- 8014934: f04f 0350 mov.w r3, #80 @ 0x50
- 8014938: f383 8811 msr BASEPRI, r3
- 801493c: f3bf 8f6f isb sy
- 8014940: f3bf 8f4f dsb sy
- 8014944: 623b str r3, [r7, #32]
- }
- 8014946: bf00 nop
- 8014948: bf00 nop
- 801494a: e7fd b.n 8014948 <xQueueSemaphoreTake+0x30>
- /* Check this really is a semaphore, in which case the item size will be
- 0. */
- configASSERT( pxQueue->uxItemSize == 0 );
- 801494c: 6afb ldr r3, [r7, #44] @ 0x2c
- 801494e: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014950: 2b00 cmp r3, #0
- 8014952: d00b beq.n 801496c <xQueueSemaphoreTake+0x54>
- __asm volatile
- 8014954: f04f 0350 mov.w r3, #80 @ 0x50
- 8014958: f383 8811 msr BASEPRI, r3
- 801495c: f3bf 8f6f isb sy
- 8014960: f3bf 8f4f dsb sy
- 8014964: 61fb str r3, [r7, #28]
- }
- 8014966: bf00 nop
- 8014968: bf00 nop
- 801496a: e7fd b.n 8014968 <xQueueSemaphoreTake+0x50>
- /* Cannot block if the scheduler is suspended. */
- #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
- {
- configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
- 801496c: f001 fb48 bl 8016000 <xTaskGetSchedulerState>
- 8014970: 4603 mov r3, r0
- 8014972: 2b00 cmp r3, #0
- 8014974: d102 bne.n 801497c <xQueueSemaphoreTake+0x64>
- 8014976: 683b ldr r3, [r7, #0]
- 8014978: 2b00 cmp r3, #0
- 801497a: d101 bne.n 8014980 <xQueueSemaphoreTake+0x68>
- 801497c: 2301 movs r3, #1
- 801497e: e000 b.n 8014982 <xQueueSemaphoreTake+0x6a>
- 8014980: 2300 movs r3, #0
- 8014982: 2b00 cmp r3, #0
- 8014984: d10b bne.n 801499e <xQueueSemaphoreTake+0x86>
- __asm volatile
- 8014986: f04f 0350 mov.w r3, #80 @ 0x50
- 801498a: f383 8811 msr BASEPRI, r3
- 801498e: f3bf 8f6f isb sy
- 8014992: f3bf 8f4f dsb sy
- 8014996: 61bb str r3, [r7, #24]
- }
- 8014998: bf00 nop
- 801499a: bf00 nop
- 801499c: e7fd b.n 801499a <xQueueSemaphoreTake+0x82>
- /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
- statements within the function itself. This is done in the interest
- of execution time efficiency. */
- for( ;; )
- {
- taskENTER_CRITICAL();
- 801499e: f002 fcb3 bl 8017308 <vPortEnterCritical>
- {
- /* Semaphores are queues with an item size of 0, and where the
- number of messages in the queue is the semaphore's count value. */
- const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
- 80149a2: 6afb ldr r3, [r7, #44] @ 0x2c
- 80149a4: 6b9b ldr r3, [r3, #56] @ 0x38
- 80149a6: 62bb str r3, [r7, #40] @ 0x28
- /* Is there data in the queue now? To be running the calling task
- must be the highest priority task wanting to access the queue. */
- if( uxSemaphoreCount > ( UBaseType_t ) 0 )
- 80149a8: 6abb ldr r3, [r7, #40] @ 0x28
- 80149aa: 2b00 cmp r3, #0
- 80149ac: d024 beq.n 80149f8 <xQueueSemaphoreTake+0xe0>
- {
- traceQUEUE_RECEIVE( pxQueue );
- /* Semaphores are queues with a data size of zero and where the
- messages waiting is the semaphore's count. Reduce the count. */
- pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
- 80149ae: 6abb ldr r3, [r7, #40] @ 0x28
- 80149b0: 1e5a subs r2, r3, #1
- 80149b2: 6afb ldr r3, [r7, #44] @ 0x2c
- 80149b4: 639a str r2, [r3, #56] @ 0x38
- #if ( configUSE_MUTEXES == 1 )
- {
- if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
- 80149b6: 6afb ldr r3, [r7, #44] @ 0x2c
- 80149b8: 681b ldr r3, [r3, #0]
- 80149ba: 2b00 cmp r3, #0
- 80149bc: d104 bne.n 80149c8 <xQueueSemaphoreTake+0xb0>
- {
- /* Record the information required to implement
- priority inheritance should it become necessary. */
- pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
- 80149be: f001 fc99 bl 80162f4 <pvTaskIncrementMutexHeldCount>
- 80149c2: 4602 mov r2, r0
- 80149c4: 6afb ldr r3, [r7, #44] @ 0x2c
- 80149c6: 609a str r2, [r3, #8]
- }
- #endif /* configUSE_MUTEXES */
- /* Check to see if other tasks are blocked waiting to give the
- semaphore, and if so, unblock the highest priority such task. */
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
- 80149c8: 6afb ldr r3, [r7, #44] @ 0x2c
- 80149ca: 691b ldr r3, [r3, #16]
- 80149cc: 2b00 cmp r3, #0
- 80149ce: d00f beq.n 80149f0 <xQueueSemaphoreTake+0xd8>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
- 80149d0: 6afb ldr r3, [r7, #44] @ 0x2c
- 80149d2: 3310 adds r3, #16
- 80149d4: 4618 mov r0, r3
- 80149d6: f001 f915 bl 8015c04 <xTaskRemoveFromEventList>
- 80149da: 4603 mov r3, r0
- 80149dc: 2b00 cmp r3, #0
- 80149de: d007 beq.n 80149f0 <xQueueSemaphoreTake+0xd8>
- {
- queueYIELD_IF_USING_PREEMPTION();
- 80149e0: 4b54 ldr r3, [pc, #336] @ (8014b34 <xQueueSemaphoreTake+0x21c>)
- 80149e2: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 80149e6: 601a str r2, [r3, #0]
- 80149e8: f3bf 8f4f dsb sy
- 80149ec: f3bf 8f6f isb sy
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- taskEXIT_CRITICAL();
- 80149f0: f002 fcbc bl 801736c <vPortExitCritical>
- return pdPASS;
- 80149f4: 2301 movs r3, #1
- 80149f6: e098 b.n 8014b2a <xQueueSemaphoreTake+0x212>
- }
- else
- {
- if( xTicksToWait == ( TickType_t ) 0 )
- 80149f8: 683b ldr r3, [r7, #0]
- 80149fa: 2b00 cmp r3, #0
- 80149fc: d112 bne.n 8014a24 <xQueueSemaphoreTake+0x10c>
- /* For inheritance to have occurred there must have been an
- initial timeout, and an adjusted timeout cannot become 0, as
- if it were 0 the function would have exited. */
- #if( configUSE_MUTEXES == 1 )
- {
- configASSERT( xInheritanceOccurred == pdFALSE );
- 80149fe: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014a00: 2b00 cmp r3, #0
- 8014a02: d00b beq.n 8014a1c <xQueueSemaphoreTake+0x104>
- __asm volatile
- 8014a04: f04f 0350 mov.w r3, #80 @ 0x50
- 8014a08: f383 8811 msr BASEPRI, r3
- 8014a0c: f3bf 8f6f isb sy
- 8014a10: f3bf 8f4f dsb sy
- 8014a14: 617b str r3, [r7, #20]
- }
- 8014a16: bf00 nop
- 8014a18: bf00 nop
- 8014a1a: e7fd b.n 8014a18 <xQueueSemaphoreTake+0x100>
- }
- #endif /* configUSE_MUTEXES */
- /* The semaphore count was 0 and no block time is specified
- (or the block time has expired) so exit now. */
- taskEXIT_CRITICAL();
- 8014a1c: f002 fca6 bl 801736c <vPortExitCritical>
- traceQUEUE_RECEIVE_FAILED( pxQueue );
- return errQUEUE_EMPTY;
- 8014a20: 2300 movs r3, #0
- 8014a22: e082 b.n 8014b2a <xQueueSemaphoreTake+0x212>
- }
- else if( xEntryTimeSet == pdFALSE )
- 8014a24: 6b7b ldr r3, [r7, #52] @ 0x34
- 8014a26: 2b00 cmp r3, #0
- 8014a28: d106 bne.n 8014a38 <xQueueSemaphoreTake+0x120>
- {
- /* The semaphore count was 0 and a block time was specified
- so configure the timeout structure ready to block. */
- vTaskInternalSetTimeOutState( &xTimeOut );
- 8014a2a: f107 030c add.w r3, r7, #12
- 8014a2e: 4618 mov r0, r3
- 8014a30: f001 f974 bl 8015d1c <vTaskInternalSetTimeOutState>
- xEntryTimeSet = pdTRUE;
- 8014a34: 2301 movs r3, #1
- 8014a36: 637b str r3, [r7, #52] @ 0x34
- /* Entry time was already set. */
- mtCOVERAGE_TEST_MARKER();
- }
- }
- }
- taskEXIT_CRITICAL();
- 8014a38: f002 fc98 bl 801736c <vPortExitCritical>
- /* Interrupts and other tasks can give to and take from the semaphore
- now the critical section has been exited. */
- vTaskSuspendAll();
- 8014a3c: f000 fea6 bl 801578c <vTaskSuspendAll>
- prvLockQueue( pxQueue );
- 8014a40: f002 fc62 bl 8017308 <vPortEnterCritical>
- 8014a44: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014a46: f893 3044 ldrb.w r3, [r3, #68] @ 0x44
- 8014a4a: b25b sxtb r3, r3
- 8014a4c: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014a50: d103 bne.n 8014a5a <xQueueSemaphoreTake+0x142>
- 8014a52: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014a54: 2200 movs r2, #0
- 8014a56: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 8014a5a: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014a5c: f893 3045 ldrb.w r3, [r3, #69] @ 0x45
- 8014a60: b25b sxtb r3, r3
- 8014a62: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014a66: d103 bne.n 8014a70 <xQueueSemaphoreTake+0x158>
- 8014a68: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014a6a: 2200 movs r2, #0
- 8014a6c: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 8014a70: f002 fc7c bl 801736c <vPortExitCritical>
- /* Update the timeout state to see if it has expired yet. */
- if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
- 8014a74: 463a mov r2, r7
- 8014a76: f107 030c add.w r3, r7, #12
- 8014a7a: 4611 mov r1, r2
- 8014a7c: 4618 mov r0, r3
- 8014a7e: f001 f963 bl 8015d48 <xTaskCheckForTimeOut>
- 8014a82: 4603 mov r3, r0
- 8014a84: 2b00 cmp r3, #0
- 8014a86: d132 bne.n 8014aee <xQueueSemaphoreTake+0x1d6>
- {
- /* A block time is specified and not expired. If the semaphore
- count is 0 then enter the Blocked state to wait for a semaphore to
- become available. As semaphores are implemented with queues the
- queue being empty is equivalent to the semaphore count being 0. */
- if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
- 8014a88: 6af8 ldr r0, [r7, #44] @ 0x2c
- 8014a8a: f000 f9d1 bl 8014e30 <prvIsQueueEmpty>
- 8014a8e: 4603 mov r3, r0
- 8014a90: 2b00 cmp r3, #0
- 8014a92: d026 beq.n 8014ae2 <xQueueSemaphoreTake+0x1ca>
- {
- traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
- #if ( configUSE_MUTEXES == 1 )
- {
- if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
- 8014a94: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014a96: 681b ldr r3, [r3, #0]
- 8014a98: 2b00 cmp r3, #0
- 8014a9a: d109 bne.n 8014ab0 <xQueueSemaphoreTake+0x198>
- {
- taskENTER_CRITICAL();
- 8014a9c: f002 fc34 bl 8017308 <vPortEnterCritical>
- {
- xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
- 8014aa0: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014aa2: 689b ldr r3, [r3, #8]
- 8014aa4: 4618 mov r0, r3
- 8014aa6: f001 fac9 bl 801603c <xTaskPriorityInherit>
- 8014aaa: 6338 str r0, [r7, #48] @ 0x30
- }
- taskEXIT_CRITICAL();
- 8014aac: f002 fc5e bl 801736c <vPortExitCritical>
- mtCOVERAGE_TEST_MARKER();
- }
- }
- #endif
- vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
- 8014ab0: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014ab2: 3324 adds r3, #36 @ 0x24
- 8014ab4: 683a ldr r2, [r7, #0]
- 8014ab6: 4611 mov r1, r2
- 8014ab8: 4618 mov r0, r3
- 8014aba: f001 f851 bl 8015b60 <vTaskPlaceOnEventList>
- prvUnlockQueue( pxQueue );
- 8014abe: 6af8 ldr r0, [r7, #44] @ 0x2c
- 8014ac0: f000 f964 bl 8014d8c <prvUnlockQueue>
- if( xTaskResumeAll() == pdFALSE )
- 8014ac4: f000 fe70 bl 80157a8 <xTaskResumeAll>
- 8014ac8: 4603 mov r3, r0
- 8014aca: 2b00 cmp r3, #0
- 8014acc: f47f af67 bne.w 801499e <xQueueSemaphoreTake+0x86>
- {
- portYIELD_WITHIN_API();
- 8014ad0: 4b18 ldr r3, [pc, #96] @ (8014b34 <xQueueSemaphoreTake+0x21c>)
- 8014ad2: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8014ad6: 601a str r2, [r3, #0]
- 8014ad8: f3bf 8f4f dsb sy
- 8014adc: f3bf 8f6f isb sy
- 8014ae0: e75d b.n 801499e <xQueueSemaphoreTake+0x86>
- }
- else
- {
- /* There was no timeout and the semaphore count was not 0, so
- attempt to take the semaphore again. */
- prvUnlockQueue( pxQueue );
- 8014ae2: 6af8 ldr r0, [r7, #44] @ 0x2c
- 8014ae4: f000 f952 bl 8014d8c <prvUnlockQueue>
- ( void ) xTaskResumeAll();
- 8014ae8: f000 fe5e bl 80157a8 <xTaskResumeAll>
- 8014aec: e757 b.n 801499e <xQueueSemaphoreTake+0x86>
- }
- }
- else
- {
- /* Timed out. */
- prvUnlockQueue( pxQueue );
- 8014aee: 6af8 ldr r0, [r7, #44] @ 0x2c
- 8014af0: f000 f94c bl 8014d8c <prvUnlockQueue>
- ( void ) xTaskResumeAll();
- 8014af4: f000 fe58 bl 80157a8 <xTaskResumeAll>
- /* If the semaphore count is 0 exit now as the timeout has
- expired. Otherwise return to attempt to take the semaphore that is
- known to be available. As semaphores are implemented by queues the
- queue being empty is equivalent to the semaphore count being 0. */
- if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
- 8014af8: 6af8 ldr r0, [r7, #44] @ 0x2c
- 8014afa: f000 f999 bl 8014e30 <prvIsQueueEmpty>
- 8014afe: 4603 mov r3, r0
- 8014b00: 2b00 cmp r3, #0
- 8014b02: f43f af4c beq.w 801499e <xQueueSemaphoreTake+0x86>
- #if ( configUSE_MUTEXES == 1 )
- {
- /* xInheritanceOccurred could only have be set if
- pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
- test the mutex type again to check it is actually a mutex. */
- if( xInheritanceOccurred != pdFALSE )
- 8014b06: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014b08: 2b00 cmp r3, #0
- 8014b0a: d00d beq.n 8014b28 <xQueueSemaphoreTake+0x210>
- {
- taskENTER_CRITICAL();
- 8014b0c: f002 fbfc bl 8017308 <vPortEnterCritical>
- /* This task blocking on the mutex caused another
- task to inherit this task's priority. Now this task
- has timed out the priority should be disinherited
- again, but only as low as the next highest priority
- task that is waiting for the same mutex. */
- uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
- 8014b10: 6af8 ldr r0, [r7, #44] @ 0x2c
- 8014b12: f000 f893 bl 8014c3c <prvGetDisinheritPriorityAfterTimeout>
- 8014b16: 6278 str r0, [r7, #36] @ 0x24
- vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
- 8014b18: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014b1a: 689b ldr r3, [r3, #8]
- 8014b1c: 6a79 ldr r1, [r7, #36] @ 0x24
- 8014b1e: 4618 mov r0, r3
- 8014b20: f001 fb64 bl 80161ec <vTaskPriorityDisinheritAfterTimeout>
- }
- taskEXIT_CRITICAL();
- 8014b24: f002 fc22 bl 801736c <vPortExitCritical>
- }
- }
- #endif /* configUSE_MUTEXES */
- traceQUEUE_RECEIVE_FAILED( pxQueue );
- return errQUEUE_EMPTY;
- 8014b28: 2300 movs r3, #0
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- } /*lint -restore */
- }
- 8014b2a: 4618 mov r0, r3
- 8014b2c: 3738 adds r7, #56 @ 0x38
- 8014b2e: 46bd mov sp, r7
- 8014b30: bd80 pop {r7, pc}
- 8014b32: bf00 nop
- 8014b34: e000ed04 .word 0xe000ed04
- 08014b38 <xQueueReceiveFromISR>:
- } /*lint -restore */
- }
- /*-----------------------------------------------------------*/
- BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
- {
- 8014b38: b580 push {r7, lr}
- 8014b3a: b08e sub sp, #56 @ 0x38
- 8014b3c: af00 add r7, sp, #0
- 8014b3e: 60f8 str r0, [r7, #12]
- 8014b40: 60b9 str r1, [r7, #8]
- 8014b42: 607a str r2, [r7, #4]
- BaseType_t xReturn;
- UBaseType_t uxSavedInterruptStatus;
- Queue_t * const pxQueue = xQueue;
- 8014b44: 68fb ldr r3, [r7, #12]
- 8014b46: 633b str r3, [r7, #48] @ 0x30
- configASSERT( pxQueue );
- 8014b48: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014b4a: 2b00 cmp r3, #0
- 8014b4c: d10b bne.n 8014b66 <xQueueReceiveFromISR+0x2e>
- __asm volatile
- 8014b4e: f04f 0350 mov.w r3, #80 @ 0x50
- 8014b52: f383 8811 msr BASEPRI, r3
- 8014b56: f3bf 8f6f isb sy
- 8014b5a: f3bf 8f4f dsb sy
- 8014b5e: 623b str r3, [r7, #32]
- }
- 8014b60: bf00 nop
- 8014b62: bf00 nop
- 8014b64: e7fd b.n 8014b62 <xQueueReceiveFromISR+0x2a>
- configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
- 8014b66: 68bb ldr r3, [r7, #8]
- 8014b68: 2b00 cmp r3, #0
- 8014b6a: d103 bne.n 8014b74 <xQueueReceiveFromISR+0x3c>
- 8014b6c: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014b6e: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014b70: 2b00 cmp r3, #0
- 8014b72: d101 bne.n 8014b78 <xQueueReceiveFromISR+0x40>
- 8014b74: 2301 movs r3, #1
- 8014b76: e000 b.n 8014b7a <xQueueReceiveFromISR+0x42>
- 8014b78: 2300 movs r3, #0
- 8014b7a: 2b00 cmp r3, #0
- 8014b7c: d10b bne.n 8014b96 <xQueueReceiveFromISR+0x5e>
- __asm volatile
- 8014b7e: f04f 0350 mov.w r3, #80 @ 0x50
- 8014b82: f383 8811 msr BASEPRI, r3
- 8014b86: f3bf 8f6f isb sy
- 8014b8a: f3bf 8f4f dsb sy
- 8014b8e: 61fb str r3, [r7, #28]
- }
- 8014b90: bf00 nop
- 8014b92: bf00 nop
- 8014b94: e7fd b.n 8014b92 <xQueueReceiveFromISR+0x5a>
- that have been assigned a priority at or (logically) below the maximum
- system call interrupt priority. FreeRTOS maintains a separate interrupt
- safe API to ensure interrupt entry is as fast and as simple as possible.
- More information (albeit Cortex-M specific) is provided on the following
- link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
- portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
- 8014b96: f002 fc97 bl 80174c8 <vPortValidateInterruptPriority>
- __asm volatile
- 8014b9a: f3ef 8211 mrs r2, BASEPRI
- 8014b9e: f04f 0350 mov.w r3, #80 @ 0x50
- 8014ba2: f383 8811 msr BASEPRI, r3
- 8014ba6: f3bf 8f6f isb sy
- 8014baa: f3bf 8f4f dsb sy
- 8014bae: 61ba str r2, [r7, #24]
- 8014bb0: 617b str r3, [r7, #20]
- return ulOriginalBASEPRI;
- 8014bb2: 69bb ldr r3, [r7, #24]
- uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
- 8014bb4: 62fb str r3, [r7, #44] @ 0x2c
- {
- const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
- 8014bb6: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014bb8: 6b9b ldr r3, [r3, #56] @ 0x38
- 8014bba: 62bb str r3, [r7, #40] @ 0x28
- /* Cannot block in an ISR, so check there is data available. */
- if( uxMessagesWaiting > ( UBaseType_t ) 0 )
- 8014bbc: 6abb ldr r3, [r7, #40] @ 0x28
- 8014bbe: 2b00 cmp r3, #0
- 8014bc0: d02f beq.n 8014c22 <xQueueReceiveFromISR+0xea>
- {
- const int8_t cRxLock = pxQueue->cRxLock;
- 8014bc2: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014bc4: f893 3044 ldrb.w r3, [r3, #68] @ 0x44
- 8014bc8: f887 3027 strb.w r3, [r7, #39] @ 0x27
- traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
- prvCopyDataFromQueue( pxQueue, pvBuffer );
- 8014bcc: 68b9 ldr r1, [r7, #8]
- 8014bce: 6b38 ldr r0, [r7, #48] @ 0x30
- 8014bd0: f000 f8b6 bl 8014d40 <prvCopyDataFromQueue>
- pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
- 8014bd4: 6abb ldr r3, [r7, #40] @ 0x28
- 8014bd6: 1e5a subs r2, r3, #1
- 8014bd8: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014bda: 639a str r2, [r3, #56] @ 0x38
- /* If the queue is locked the event list will not be modified.
- Instead update the lock count so the task that unlocks the queue
- will know that an ISR has removed data while the queue was
- locked. */
- if( cRxLock == queueUNLOCKED )
- 8014bdc: f997 3027 ldrsb.w r3, [r7, #39] @ 0x27
- 8014be0: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014be4: d112 bne.n 8014c0c <xQueueReceiveFromISR+0xd4>
- {
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
- 8014be6: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014be8: 691b ldr r3, [r3, #16]
- 8014bea: 2b00 cmp r3, #0
- 8014bec: d016 beq.n 8014c1c <xQueueReceiveFromISR+0xe4>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
- 8014bee: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014bf0: 3310 adds r3, #16
- 8014bf2: 4618 mov r0, r3
- 8014bf4: f001 f806 bl 8015c04 <xTaskRemoveFromEventList>
- 8014bf8: 4603 mov r3, r0
- 8014bfa: 2b00 cmp r3, #0
- 8014bfc: d00e beq.n 8014c1c <xQueueReceiveFromISR+0xe4>
- {
- /* The task waiting has a higher priority than us so
- force a context switch. */
- if( pxHigherPriorityTaskWoken != NULL )
- 8014bfe: 687b ldr r3, [r7, #4]
- 8014c00: 2b00 cmp r3, #0
- 8014c02: d00b beq.n 8014c1c <xQueueReceiveFromISR+0xe4>
- {
- *pxHigherPriorityTaskWoken = pdTRUE;
- 8014c04: 687b ldr r3, [r7, #4]
- 8014c06: 2201 movs r2, #1
- 8014c08: 601a str r2, [r3, #0]
- 8014c0a: e007 b.n 8014c1c <xQueueReceiveFromISR+0xe4>
- }
- else
- {
- /* Increment the lock count so the task that unlocks the queue
- knows that data was removed while it was locked. */
- pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
- 8014c0c: f897 3027 ldrb.w r3, [r7, #39] @ 0x27
- 8014c10: 3301 adds r3, #1
- 8014c12: b2db uxtb r3, r3
- 8014c14: b25a sxtb r2, r3
- 8014c16: 6b3b ldr r3, [r7, #48] @ 0x30
- 8014c18: f883 2044 strb.w r2, [r3, #68] @ 0x44
- }
- xReturn = pdPASS;
- 8014c1c: 2301 movs r3, #1
- 8014c1e: 637b str r3, [r7, #52] @ 0x34
- 8014c20: e001 b.n 8014c26 <xQueueReceiveFromISR+0xee>
- }
- else
- {
- xReturn = pdFAIL;
- 8014c22: 2300 movs r3, #0
- 8014c24: 637b str r3, [r7, #52] @ 0x34
- 8014c26: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014c28: 613b str r3, [r7, #16]
- __asm volatile
- 8014c2a: 693b ldr r3, [r7, #16]
- 8014c2c: f383 8811 msr BASEPRI, r3
- }
- 8014c30: bf00 nop
- traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
- }
- }
- portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
- return xReturn;
- 8014c32: 6b7b ldr r3, [r7, #52] @ 0x34
- }
- 8014c34: 4618 mov r0, r3
- 8014c36: 3738 adds r7, #56 @ 0x38
- 8014c38: 46bd mov sp, r7
- 8014c3a: bd80 pop {r7, pc}
- 08014c3c <prvGetDisinheritPriorityAfterTimeout>:
- /*-----------------------------------------------------------*/
- #if( configUSE_MUTEXES == 1 )
- static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
- {
- 8014c3c: b480 push {r7}
- 8014c3e: b085 sub sp, #20
- 8014c40: af00 add r7, sp, #0
- 8014c42: 6078 str r0, [r7, #4]
- priority, but the waiting task times out, then the holder should
- disinherit the priority - but only down to the highest priority of any
- other tasks that are waiting for the same mutex. For this purpose,
- return the priority of the highest priority task that is waiting for the
- mutex. */
- if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
- 8014c44: 687b ldr r3, [r7, #4]
- 8014c46: 6a5b ldr r3, [r3, #36] @ 0x24
- 8014c48: 2b00 cmp r3, #0
- 8014c4a: d006 beq.n 8014c5a <prvGetDisinheritPriorityAfterTimeout+0x1e>
- {
- uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
- 8014c4c: 687b ldr r3, [r7, #4]
- 8014c4e: 6b1b ldr r3, [r3, #48] @ 0x30
- 8014c50: 681b ldr r3, [r3, #0]
- 8014c52: f1c3 0338 rsb r3, r3, #56 @ 0x38
- 8014c56: 60fb str r3, [r7, #12]
- 8014c58: e001 b.n 8014c5e <prvGetDisinheritPriorityAfterTimeout+0x22>
- }
- else
- {
- uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
- 8014c5a: 2300 movs r3, #0
- 8014c5c: 60fb str r3, [r7, #12]
- }
- return uxHighestPriorityOfWaitingTasks;
- 8014c5e: 68fb ldr r3, [r7, #12]
- }
- 8014c60: 4618 mov r0, r3
- 8014c62: 3714 adds r7, #20
- 8014c64: 46bd mov sp, r7
- 8014c66: f85d 7b04 ldr.w r7, [sp], #4
- 8014c6a: 4770 bx lr
- 08014c6c <prvCopyDataToQueue>:
- #endif /* configUSE_MUTEXES */
- /*-----------------------------------------------------------*/
- static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
- {
- 8014c6c: b580 push {r7, lr}
- 8014c6e: b086 sub sp, #24
- 8014c70: af00 add r7, sp, #0
- 8014c72: 60f8 str r0, [r7, #12]
- 8014c74: 60b9 str r1, [r7, #8]
- 8014c76: 607a str r2, [r7, #4]
- BaseType_t xReturn = pdFALSE;
- 8014c78: 2300 movs r3, #0
- 8014c7a: 617b str r3, [r7, #20]
- UBaseType_t uxMessagesWaiting;
- /* This function is called from a critical section. */
- uxMessagesWaiting = pxQueue->uxMessagesWaiting;
- 8014c7c: 68fb ldr r3, [r7, #12]
- 8014c7e: 6b9b ldr r3, [r3, #56] @ 0x38
- 8014c80: 613b str r3, [r7, #16]
- if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
- 8014c82: 68fb ldr r3, [r7, #12]
- 8014c84: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014c86: 2b00 cmp r3, #0
- 8014c88: d10d bne.n 8014ca6 <prvCopyDataToQueue+0x3a>
- {
- #if ( configUSE_MUTEXES == 1 )
- {
- if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
- 8014c8a: 68fb ldr r3, [r7, #12]
- 8014c8c: 681b ldr r3, [r3, #0]
- 8014c8e: 2b00 cmp r3, #0
- 8014c90: d14d bne.n 8014d2e <prvCopyDataToQueue+0xc2>
- {
- /* The mutex is no longer being held. */
- xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
- 8014c92: 68fb ldr r3, [r7, #12]
- 8014c94: 689b ldr r3, [r3, #8]
- 8014c96: 4618 mov r0, r3
- 8014c98: f001 fa38 bl 801610c <xTaskPriorityDisinherit>
- 8014c9c: 6178 str r0, [r7, #20]
- pxQueue->u.xSemaphore.xMutexHolder = NULL;
- 8014c9e: 68fb ldr r3, [r7, #12]
- 8014ca0: 2200 movs r2, #0
- 8014ca2: 609a str r2, [r3, #8]
- 8014ca4: e043 b.n 8014d2e <prvCopyDataToQueue+0xc2>
- mtCOVERAGE_TEST_MARKER();
- }
- }
- #endif /* configUSE_MUTEXES */
- }
- else if( xPosition == queueSEND_TO_BACK )
- 8014ca6: 687b ldr r3, [r7, #4]
- 8014ca8: 2b00 cmp r3, #0
- 8014caa: d119 bne.n 8014ce0 <prvCopyDataToQueue+0x74>
- {
- ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
- 8014cac: 68fb ldr r3, [r7, #12]
- 8014cae: 6858 ldr r0, [r3, #4]
- 8014cb0: 68fb ldr r3, [r7, #12]
- 8014cb2: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014cb4: 461a mov r2, r3
- 8014cb6: 68b9 ldr r1, [r7, #8]
- 8014cb8: f003 f81f bl 8017cfa <memcpy>
- pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
- 8014cbc: 68fb ldr r3, [r7, #12]
- 8014cbe: 685a ldr r2, [r3, #4]
- 8014cc0: 68fb ldr r3, [r7, #12]
- 8014cc2: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014cc4: 441a add r2, r3
- 8014cc6: 68fb ldr r3, [r7, #12]
- 8014cc8: 605a str r2, [r3, #4]
- if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
- 8014cca: 68fb ldr r3, [r7, #12]
- 8014ccc: 685a ldr r2, [r3, #4]
- 8014cce: 68fb ldr r3, [r7, #12]
- 8014cd0: 689b ldr r3, [r3, #8]
- 8014cd2: 429a cmp r2, r3
- 8014cd4: d32b bcc.n 8014d2e <prvCopyDataToQueue+0xc2>
- {
- pxQueue->pcWriteTo = pxQueue->pcHead;
- 8014cd6: 68fb ldr r3, [r7, #12]
- 8014cd8: 681a ldr r2, [r3, #0]
- 8014cda: 68fb ldr r3, [r7, #12]
- 8014cdc: 605a str r2, [r3, #4]
- 8014cde: e026 b.n 8014d2e <prvCopyDataToQueue+0xc2>
- mtCOVERAGE_TEST_MARKER();
- }
- }
- else
- {
- ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports. Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. Assert checks null pointer only used when length is 0. */
- 8014ce0: 68fb ldr r3, [r7, #12]
- 8014ce2: 68d8 ldr r0, [r3, #12]
- 8014ce4: 68fb ldr r3, [r7, #12]
- 8014ce6: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014ce8: 461a mov r2, r3
- 8014cea: 68b9 ldr r1, [r7, #8]
- 8014cec: f003 f805 bl 8017cfa <memcpy>
- pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
- 8014cf0: 68fb ldr r3, [r7, #12]
- 8014cf2: 68da ldr r2, [r3, #12]
- 8014cf4: 68fb ldr r3, [r7, #12]
- 8014cf6: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014cf8: 425b negs r3, r3
- 8014cfa: 441a add r2, r3
- 8014cfc: 68fb ldr r3, [r7, #12]
- 8014cfe: 60da str r2, [r3, #12]
- if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
- 8014d00: 68fb ldr r3, [r7, #12]
- 8014d02: 68da ldr r2, [r3, #12]
- 8014d04: 68fb ldr r3, [r7, #12]
- 8014d06: 681b ldr r3, [r3, #0]
- 8014d08: 429a cmp r2, r3
- 8014d0a: d207 bcs.n 8014d1c <prvCopyDataToQueue+0xb0>
- {
- pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
- 8014d0c: 68fb ldr r3, [r7, #12]
- 8014d0e: 689a ldr r2, [r3, #8]
- 8014d10: 68fb ldr r3, [r7, #12]
- 8014d12: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014d14: 425b negs r3, r3
- 8014d16: 441a add r2, r3
- 8014d18: 68fb ldr r3, [r7, #12]
- 8014d1a: 60da str r2, [r3, #12]
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- if( xPosition == queueOVERWRITE )
- 8014d1c: 687b ldr r3, [r7, #4]
- 8014d1e: 2b02 cmp r3, #2
- 8014d20: d105 bne.n 8014d2e <prvCopyDataToQueue+0xc2>
- {
- if( uxMessagesWaiting > ( UBaseType_t ) 0 )
- 8014d22: 693b ldr r3, [r7, #16]
- 8014d24: 2b00 cmp r3, #0
- 8014d26: d002 beq.n 8014d2e <prvCopyDataToQueue+0xc2>
- {
- /* An item is not being added but overwritten, so subtract
- one from the recorded number of items in the queue so when
- one is added again below the number of recorded items remains
- correct. */
- --uxMessagesWaiting;
- 8014d28: 693b ldr r3, [r7, #16]
- 8014d2a: 3b01 subs r3, #1
- 8014d2c: 613b str r3, [r7, #16]
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
- 8014d2e: 693b ldr r3, [r7, #16]
- 8014d30: 1c5a adds r2, r3, #1
- 8014d32: 68fb ldr r3, [r7, #12]
- 8014d34: 639a str r2, [r3, #56] @ 0x38
- return xReturn;
- 8014d36: 697b ldr r3, [r7, #20]
- }
- 8014d38: 4618 mov r0, r3
- 8014d3a: 3718 adds r7, #24
- 8014d3c: 46bd mov sp, r7
- 8014d3e: bd80 pop {r7, pc}
- 08014d40 <prvCopyDataFromQueue>:
- /*-----------------------------------------------------------*/
- static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
- {
- 8014d40: b580 push {r7, lr}
- 8014d42: b082 sub sp, #8
- 8014d44: af00 add r7, sp, #0
- 8014d46: 6078 str r0, [r7, #4]
- 8014d48: 6039 str r1, [r7, #0]
- if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
- 8014d4a: 687b ldr r3, [r7, #4]
- 8014d4c: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014d4e: 2b00 cmp r3, #0
- 8014d50: d018 beq.n 8014d84 <prvCopyDataFromQueue+0x44>
- {
- pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
- 8014d52: 687b ldr r3, [r7, #4]
- 8014d54: 68da ldr r2, [r3, #12]
- 8014d56: 687b ldr r3, [r7, #4]
- 8014d58: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014d5a: 441a add r2, r3
- 8014d5c: 687b ldr r3, [r7, #4]
- 8014d5e: 60da str r2, [r3, #12]
- if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
- 8014d60: 687b ldr r3, [r7, #4]
- 8014d62: 68da ldr r2, [r3, #12]
- 8014d64: 687b ldr r3, [r7, #4]
- 8014d66: 689b ldr r3, [r3, #8]
- 8014d68: 429a cmp r2, r3
- 8014d6a: d303 bcc.n 8014d74 <prvCopyDataFromQueue+0x34>
- {
- pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
- 8014d6c: 687b ldr r3, [r7, #4]
- 8014d6e: 681a ldr r2, [r3, #0]
- 8014d70: 687b ldr r3, [r7, #4]
- 8014d72: 60da str r2, [r3, #12]
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports. Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
- 8014d74: 687b ldr r3, [r7, #4]
- 8014d76: 68d9 ldr r1, [r3, #12]
- 8014d78: 687b ldr r3, [r7, #4]
- 8014d7a: 6c1b ldr r3, [r3, #64] @ 0x40
- 8014d7c: 461a mov r2, r3
- 8014d7e: 6838 ldr r0, [r7, #0]
- 8014d80: f002 ffbb bl 8017cfa <memcpy>
- }
- }
- 8014d84: bf00 nop
- 8014d86: 3708 adds r7, #8
- 8014d88: 46bd mov sp, r7
- 8014d8a: bd80 pop {r7, pc}
- 08014d8c <prvUnlockQueue>:
- /*-----------------------------------------------------------*/
- static void prvUnlockQueue( Queue_t * const pxQueue )
- {
- 8014d8c: b580 push {r7, lr}
- 8014d8e: b084 sub sp, #16
- 8014d90: af00 add r7, sp, #0
- 8014d92: 6078 str r0, [r7, #4]
- /* The lock counts contains the number of extra data items placed or
- removed from the queue while the queue was locked. When a queue is
- locked items can be added or removed, but the event lists cannot be
- updated. */
- taskENTER_CRITICAL();
- 8014d94: f002 fab8 bl 8017308 <vPortEnterCritical>
- {
- int8_t cTxLock = pxQueue->cTxLock;
- 8014d98: 687b ldr r3, [r7, #4]
- 8014d9a: f893 3045 ldrb.w r3, [r3, #69] @ 0x45
- 8014d9e: 73fb strb r3, [r7, #15]
- /* See if data was added to the queue while it was locked. */
- while( cTxLock > queueLOCKED_UNMODIFIED )
- 8014da0: e011 b.n 8014dc6 <prvUnlockQueue+0x3a>
- }
- #else /* configUSE_QUEUE_SETS */
- {
- /* Tasks that are removed from the event list will get added to
- the pending ready list as the scheduler is still suspended. */
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
- 8014da2: 687b ldr r3, [r7, #4]
- 8014da4: 6a5b ldr r3, [r3, #36] @ 0x24
- 8014da6: 2b00 cmp r3, #0
- 8014da8: d012 beq.n 8014dd0 <prvUnlockQueue+0x44>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
- 8014daa: 687b ldr r3, [r7, #4]
- 8014dac: 3324 adds r3, #36 @ 0x24
- 8014dae: 4618 mov r0, r3
- 8014db0: f000 ff28 bl 8015c04 <xTaskRemoveFromEventList>
- 8014db4: 4603 mov r3, r0
- 8014db6: 2b00 cmp r3, #0
- 8014db8: d001 beq.n 8014dbe <prvUnlockQueue+0x32>
- {
- /* The task waiting has a higher priority so record that
- a context switch is required. */
- vTaskMissedYield();
- 8014dba: f001 f829 bl 8015e10 <vTaskMissedYield>
- break;
- }
- }
- #endif /* configUSE_QUEUE_SETS */
- --cTxLock;
- 8014dbe: 7bfb ldrb r3, [r7, #15]
- 8014dc0: 3b01 subs r3, #1
- 8014dc2: b2db uxtb r3, r3
- 8014dc4: 73fb strb r3, [r7, #15]
- while( cTxLock > queueLOCKED_UNMODIFIED )
- 8014dc6: f997 300f ldrsb.w r3, [r7, #15]
- 8014dca: 2b00 cmp r3, #0
- 8014dcc: dce9 bgt.n 8014da2 <prvUnlockQueue+0x16>
- 8014dce: e000 b.n 8014dd2 <prvUnlockQueue+0x46>
- break;
- 8014dd0: bf00 nop
- }
- pxQueue->cTxLock = queueUNLOCKED;
- 8014dd2: 687b ldr r3, [r7, #4]
- 8014dd4: 22ff movs r2, #255 @ 0xff
- 8014dd6: f883 2045 strb.w r2, [r3, #69] @ 0x45
- }
- taskEXIT_CRITICAL();
- 8014dda: f002 fac7 bl 801736c <vPortExitCritical>
- /* Do the same for the Rx lock. */
- taskENTER_CRITICAL();
- 8014dde: f002 fa93 bl 8017308 <vPortEnterCritical>
- {
- int8_t cRxLock = pxQueue->cRxLock;
- 8014de2: 687b ldr r3, [r7, #4]
- 8014de4: f893 3044 ldrb.w r3, [r3, #68] @ 0x44
- 8014de8: 73bb strb r3, [r7, #14]
- while( cRxLock > queueLOCKED_UNMODIFIED )
- 8014dea: e011 b.n 8014e10 <prvUnlockQueue+0x84>
- {
- if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
- 8014dec: 687b ldr r3, [r7, #4]
- 8014dee: 691b ldr r3, [r3, #16]
- 8014df0: 2b00 cmp r3, #0
- 8014df2: d012 beq.n 8014e1a <prvUnlockQueue+0x8e>
- {
- if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
- 8014df4: 687b ldr r3, [r7, #4]
- 8014df6: 3310 adds r3, #16
- 8014df8: 4618 mov r0, r3
- 8014dfa: f000 ff03 bl 8015c04 <xTaskRemoveFromEventList>
- 8014dfe: 4603 mov r3, r0
- 8014e00: 2b00 cmp r3, #0
- 8014e02: d001 beq.n 8014e08 <prvUnlockQueue+0x7c>
- {
- vTaskMissedYield();
- 8014e04: f001 f804 bl 8015e10 <vTaskMissedYield>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- --cRxLock;
- 8014e08: 7bbb ldrb r3, [r7, #14]
- 8014e0a: 3b01 subs r3, #1
- 8014e0c: b2db uxtb r3, r3
- 8014e0e: 73bb strb r3, [r7, #14]
- while( cRxLock > queueLOCKED_UNMODIFIED )
- 8014e10: f997 300e ldrsb.w r3, [r7, #14]
- 8014e14: 2b00 cmp r3, #0
- 8014e16: dce9 bgt.n 8014dec <prvUnlockQueue+0x60>
- 8014e18: e000 b.n 8014e1c <prvUnlockQueue+0x90>
- }
- else
- {
- break;
- 8014e1a: bf00 nop
- }
- }
- pxQueue->cRxLock = queueUNLOCKED;
- 8014e1c: 687b ldr r3, [r7, #4]
- 8014e1e: 22ff movs r2, #255 @ 0xff
- 8014e20: f883 2044 strb.w r2, [r3, #68] @ 0x44
- }
- taskEXIT_CRITICAL();
- 8014e24: f002 faa2 bl 801736c <vPortExitCritical>
- }
- 8014e28: bf00 nop
- 8014e2a: 3710 adds r7, #16
- 8014e2c: 46bd mov sp, r7
- 8014e2e: bd80 pop {r7, pc}
- 08014e30 <prvIsQueueEmpty>:
- /*-----------------------------------------------------------*/
- static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
- {
- 8014e30: b580 push {r7, lr}
- 8014e32: b084 sub sp, #16
- 8014e34: af00 add r7, sp, #0
- 8014e36: 6078 str r0, [r7, #4]
- BaseType_t xReturn;
- taskENTER_CRITICAL();
- 8014e38: f002 fa66 bl 8017308 <vPortEnterCritical>
- {
- if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
- 8014e3c: 687b ldr r3, [r7, #4]
- 8014e3e: 6b9b ldr r3, [r3, #56] @ 0x38
- 8014e40: 2b00 cmp r3, #0
- 8014e42: d102 bne.n 8014e4a <prvIsQueueEmpty+0x1a>
- {
- xReturn = pdTRUE;
- 8014e44: 2301 movs r3, #1
- 8014e46: 60fb str r3, [r7, #12]
- 8014e48: e001 b.n 8014e4e <prvIsQueueEmpty+0x1e>
- }
- else
- {
- xReturn = pdFALSE;
- 8014e4a: 2300 movs r3, #0
- 8014e4c: 60fb str r3, [r7, #12]
- }
- }
- taskEXIT_CRITICAL();
- 8014e4e: f002 fa8d bl 801736c <vPortExitCritical>
- return xReturn;
- 8014e52: 68fb ldr r3, [r7, #12]
- }
- 8014e54: 4618 mov r0, r3
- 8014e56: 3710 adds r7, #16
- 8014e58: 46bd mov sp, r7
- 8014e5a: bd80 pop {r7, pc}
- 08014e5c <prvIsQueueFull>:
- return xReturn;
- } /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
- /*-----------------------------------------------------------*/
- static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
- {
- 8014e5c: b580 push {r7, lr}
- 8014e5e: b084 sub sp, #16
- 8014e60: af00 add r7, sp, #0
- 8014e62: 6078 str r0, [r7, #4]
- BaseType_t xReturn;
- taskENTER_CRITICAL();
- 8014e64: f002 fa50 bl 8017308 <vPortEnterCritical>
- {
- if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
- 8014e68: 687b ldr r3, [r7, #4]
- 8014e6a: 6b9a ldr r2, [r3, #56] @ 0x38
- 8014e6c: 687b ldr r3, [r7, #4]
- 8014e6e: 6bdb ldr r3, [r3, #60] @ 0x3c
- 8014e70: 429a cmp r2, r3
- 8014e72: d102 bne.n 8014e7a <prvIsQueueFull+0x1e>
- {
- xReturn = pdTRUE;
- 8014e74: 2301 movs r3, #1
- 8014e76: 60fb str r3, [r7, #12]
- 8014e78: e001 b.n 8014e7e <prvIsQueueFull+0x22>
- }
- else
- {
- xReturn = pdFALSE;
- 8014e7a: 2300 movs r3, #0
- 8014e7c: 60fb str r3, [r7, #12]
- }
- }
- taskEXIT_CRITICAL();
- 8014e7e: f002 fa75 bl 801736c <vPortExitCritical>
- return xReturn;
- 8014e82: 68fb ldr r3, [r7, #12]
- }
- 8014e84: 4618 mov r0, r3
- 8014e86: 3710 adds r7, #16
- 8014e88: 46bd mov sp, r7
- 8014e8a: bd80 pop {r7, pc}
- 08014e8c <vQueueAddToRegistry>:
- /*-----------------------------------------------------------*/
- #if ( configQUEUE_REGISTRY_SIZE > 0 )
- void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
- {
- 8014e8c: b480 push {r7}
- 8014e8e: b085 sub sp, #20
- 8014e90: af00 add r7, sp, #0
- 8014e92: 6078 str r0, [r7, #4]
- 8014e94: 6039 str r1, [r7, #0]
- UBaseType_t ux;
- /* See if there is an empty space in the registry. A NULL name denotes
- a free slot. */
- for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
- 8014e96: 2300 movs r3, #0
- 8014e98: 60fb str r3, [r7, #12]
- 8014e9a: e014 b.n 8014ec6 <vQueueAddToRegistry+0x3a>
- {
- if( xQueueRegistry[ ux ].pcQueueName == NULL )
- 8014e9c: 4a0f ldr r2, [pc, #60] @ (8014edc <vQueueAddToRegistry+0x50>)
- 8014e9e: 68fb ldr r3, [r7, #12]
- 8014ea0: f852 3033 ldr.w r3, [r2, r3, lsl #3]
- 8014ea4: 2b00 cmp r3, #0
- 8014ea6: d10b bne.n 8014ec0 <vQueueAddToRegistry+0x34>
- {
- /* Store the information on this queue. */
- xQueueRegistry[ ux ].pcQueueName = pcQueueName;
- 8014ea8: 490c ldr r1, [pc, #48] @ (8014edc <vQueueAddToRegistry+0x50>)
- 8014eaa: 68fb ldr r3, [r7, #12]
- 8014eac: 683a ldr r2, [r7, #0]
- 8014eae: f841 2033 str.w r2, [r1, r3, lsl #3]
- xQueueRegistry[ ux ].xHandle = xQueue;
- 8014eb2: 4a0a ldr r2, [pc, #40] @ (8014edc <vQueueAddToRegistry+0x50>)
- 8014eb4: 68fb ldr r3, [r7, #12]
- 8014eb6: 00db lsls r3, r3, #3
- 8014eb8: 4413 add r3, r2
- 8014eba: 687a ldr r2, [r7, #4]
- 8014ebc: 605a str r2, [r3, #4]
- traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
- break;
- 8014ebe: e006 b.n 8014ece <vQueueAddToRegistry+0x42>
- for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
- 8014ec0: 68fb ldr r3, [r7, #12]
- 8014ec2: 3301 adds r3, #1
- 8014ec4: 60fb str r3, [r7, #12]
- 8014ec6: 68fb ldr r3, [r7, #12]
- 8014ec8: 2b07 cmp r3, #7
- 8014eca: d9e7 bls.n 8014e9c <vQueueAddToRegistry+0x10>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- }
- 8014ecc: bf00 nop
- 8014ece: bf00 nop
- 8014ed0: 3714 adds r7, #20
- 8014ed2: 46bd mov sp, r7
- 8014ed4: f85d 7b04 ldr.w r7, [sp], #4
- 8014ed8: 4770 bx lr
- 8014eda: bf00 nop
- 8014edc: 24002600 .word 0x24002600
- 08014ee0 <vQueueWaitForMessageRestricted>:
- /*-----------------------------------------------------------*/
- #if ( configUSE_TIMERS == 1 )
- void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
- {
- 8014ee0: b580 push {r7, lr}
- 8014ee2: b086 sub sp, #24
- 8014ee4: af00 add r7, sp, #0
- 8014ee6: 60f8 str r0, [r7, #12]
- 8014ee8: 60b9 str r1, [r7, #8]
- 8014eea: 607a str r2, [r7, #4]
- Queue_t * const pxQueue = xQueue;
- 8014eec: 68fb ldr r3, [r7, #12]
- 8014eee: 617b str r3, [r7, #20]
- will not actually cause the task to block, just place it on a blocked
- list. It will not block until the scheduler is unlocked - at which
- time a yield will be performed. If an item is added to the queue while
- the queue is locked, and the calling task blocks on the queue, then the
- calling task will be immediately unblocked when the queue is unlocked. */
- prvLockQueue( pxQueue );
- 8014ef0: f002 fa0a bl 8017308 <vPortEnterCritical>
- 8014ef4: 697b ldr r3, [r7, #20]
- 8014ef6: f893 3044 ldrb.w r3, [r3, #68] @ 0x44
- 8014efa: b25b sxtb r3, r3
- 8014efc: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014f00: d103 bne.n 8014f0a <vQueueWaitForMessageRestricted+0x2a>
- 8014f02: 697b ldr r3, [r7, #20]
- 8014f04: 2200 movs r2, #0
- 8014f06: f883 2044 strb.w r2, [r3, #68] @ 0x44
- 8014f0a: 697b ldr r3, [r7, #20]
- 8014f0c: f893 3045 ldrb.w r3, [r3, #69] @ 0x45
- 8014f10: b25b sxtb r3, r3
- 8014f12: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8014f16: d103 bne.n 8014f20 <vQueueWaitForMessageRestricted+0x40>
- 8014f18: 697b ldr r3, [r7, #20]
- 8014f1a: 2200 movs r2, #0
- 8014f1c: f883 2045 strb.w r2, [r3, #69] @ 0x45
- 8014f20: f002 fa24 bl 801736c <vPortExitCritical>
- if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
- 8014f24: 697b ldr r3, [r7, #20]
- 8014f26: 6b9b ldr r3, [r3, #56] @ 0x38
- 8014f28: 2b00 cmp r3, #0
- 8014f2a: d106 bne.n 8014f3a <vQueueWaitForMessageRestricted+0x5a>
- {
- /* There is nothing in the queue, block for the specified period. */
- vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
- 8014f2c: 697b ldr r3, [r7, #20]
- 8014f2e: 3324 adds r3, #36 @ 0x24
- 8014f30: 687a ldr r2, [r7, #4]
- 8014f32: 68b9 ldr r1, [r7, #8]
- 8014f34: 4618 mov r0, r3
- 8014f36: f000 fe39 bl 8015bac <vTaskPlaceOnEventListRestricted>
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- prvUnlockQueue( pxQueue );
- 8014f3a: 6978 ldr r0, [r7, #20]
- 8014f3c: f7ff ff26 bl 8014d8c <prvUnlockQueue>
- }
- 8014f40: bf00 nop
- 8014f42: 3718 adds r7, #24
- 8014f44: 46bd mov sp, r7
- 8014f46: bd80 pop {r7, pc}
- 08014f48 <xStreamBufferSpacesAvailable>:
- return xReturn;
- }
- /*-----------------------------------------------------------*/
- size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
- {
- 8014f48: b480 push {r7}
- 8014f4a: b087 sub sp, #28
- 8014f4c: af00 add r7, sp, #0
- 8014f4e: 6078 str r0, [r7, #4]
- const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
- 8014f50: 687b ldr r3, [r7, #4]
- 8014f52: 613b str r3, [r7, #16]
- size_t xSpace;
- configASSERT( pxStreamBuffer );
- 8014f54: 693b ldr r3, [r7, #16]
- 8014f56: 2b00 cmp r3, #0
- 8014f58: d10b bne.n 8014f72 <xStreamBufferSpacesAvailable+0x2a>
- __asm volatile
- 8014f5a: f04f 0350 mov.w r3, #80 @ 0x50
- 8014f5e: f383 8811 msr BASEPRI, r3
- 8014f62: f3bf 8f6f isb sy
- 8014f66: f3bf 8f4f dsb sy
- 8014f6a: 60fb str r3, [r7, #12]
- }
- 8014f6c: bf00 nop
- 8014f6e: bf00 nop
- 8014f70: e7fd b.n 8014f6e <xStreamBufferSpacesAvailable+0x26>
- xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
- 8014f72: 693b ldr r3, [r7, #16]
- 8014f74: 689a ldr r2, [r3, #8]
- 8014f76: 693b ldr r3, [r7, #16]
- 8014f78: 681b ldr r3, [r3, #0]
- 8014f7a: 4413 add r3, r2
- 8014f7c: 617b str r3, [r7, #20]
- xSpace -= pxStreamBuffer->xHead;
- 8014f7e: 693b ldr r3, [r7, #16]
- 8014f80: 685b ldr r3, [r3, #4]
- 8014f82: 697a ldr r2, [r7, #20]
- 8014f84: 1ad3 subs r3, r2, r3
- 8014f86: 617b str r3, [r7, #20]
- xSpace -= ( size_t ) 1;
- 8014f88: 697b ldr r3, [r7, #20]
- 8014f8a: 3b01 subs r3, #1
- 8014f8c: 617b str r3, [r7, #20]
- if( xSpace >= pxStreamBuffer->xLength )
- 8014f8e: 693b ldr r3, [r7, #16]
- 8014f90: 689b ldr r3, [r3, #8]
- 8014f92: 697a ldr r2, [r7, #20]
- 8014f94: 429a cmp r2, r3
- 8014f96: d304 bcc.n 8014fa2 <xStreamBufferSpacesAvailable+0x5a>
- {
- xSpace -= pxStreamBuffer->xLength;
- 8014f98: 693b ldr r3, [r7, #16]
- 8014f9a: 689b ldr r3, [r3, #8]
- 8014f9c: 697a ldr r2, [r7, #20]
- 8014f9e: 1ad3 subs r3, r2, r3
- 8014fa0: 617b str r3, [r7, #20]
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- return xSpace;
- 8014fa2: 697b ldr r3, [r7, #20]
- }
- 8014fa4: 4618 mov r0, r3
- 8014fa6: 371c adds r7, #28
- 8014fa8: 46bd mov sp, r7
- 8014faa: f85d 7b04 ldr.w r7, [sp], #4
- 8014fae: 4770 bx lr
- 08014fb0 <xStreamBufferSend>:
- size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
- const void *pvTxData,
- size_t xDataLengthBytes,
- TickType_t xTicksToWait )
- {
- 8014fb0: b580 push {r7, lr}
- 8014fb2: b090 sub sp, #64 @ 0x40
- 8014fb4: af02 add r7, sp, #8
- 8014fb6: 60f8 str r0, [r7, #12]
- 8014fb8: 60b9 str r1, [r7, #8]
- 8014fba: 607a str r2, [r7, #4]
- 8014fbc: 603b str r3, [r7, #0]
- StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
- 8014fbe: 68fb ldr r3, [r7, #12]
- 8014fc0: 62fb str r3, [r7, #44] @ 0x2c
- size_t xReturn, xSpace = 0;
- 8014fc2: 2300 movs r3, #0
- 8014fc4: 637b str r3, [r7, #52] @ 0x34
- size_t xRequiredSpace = xDataLengthBytes;
- 8014fc6: 687b ldr r3, [r7, #4]
- 8014fc8: 633b str r3, [r7, #48] @ 0x30
- TimeOut_t xTimeOut;
- configASSERT( pvTxData );
- 8014fca: 68bb ldr r3, [r7, #8]
- 8014fcc: 2b00 cmp r3, #0
- 8014fce: d10b bne.n 8014fe8 <xStreamBufferSend+0x38>
- __asm volatile
- 8014fd0: f04f 0350 mov.w r3, #80 @ 0x50
- 8014fd4: f383 8811 msr BASEPRI, r3
- 8014fd8: f3bf 8f6f isb sy
- 8014fdc: f3bf 8f4f dsb sy
- 8014fe0: 627b str r3, [r7, #36] @ 0x24
- }
- 8014fe2: bf00 nop
- 8014fe4: bf00 nop
- 8014fe6: e7fd b.n 8014fe4 <xStreamBufferSend+0x34>
- configASSERT( pxStreamBuffer );
- 8014fe8: 6afb ldr r3, [r7, #44] @ 0x2c
- 8014fea: 2b00 cmp r3, #0
- 8014fec: d10b bne.n 8015006 <xStreamBufferSend+0x56>
- __asm volatile
- 8014fee: f04f 0350 mov.w r3, #80 @ 0x50
- 8014ff2: f383 8811 msr BASEPRI, r3
- 8014ff6: f3bf 8f6f isb sy
- 8014ffa: f3bf 8f4f dsb sy
- 8014ffe: 623b str r3, [r7, #32]
- }
- 8015000: bf00 nop
- 8015002: bf00 nop
- 8015004: e7fd b.n 8015002 <xStreamBufferSend+0x52>
- /* This send function is used to write to both message buffers and stream
- buffers. If this is a message buffer then the space needed must be
- increased by the amount of bytes needed to store the length of the
- message. */
- if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
- 8015006: 6afb ldr r3, [r7, #44] @ 0x2c
- 8015008: 7f1b ldrb r3, [r3, #28]
- 801500a: f003 0301 and.w r3, r3, #1
- 801500e: 2b00 cmp r3, #0
- 8015010: d012 beq.n 8015038 <xStreamBufferSend+0x88>
- {
- xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
- 8015012: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015014: 3304 adds r3, #4
- 8015016: 633b str r3, [r7, #48] @ 0x30
- /* Overflow? */
- configASSERT( xRequiredSpace > xDataLengthBytes );
- 8015018: 6b3a ldr r2, [r7, #48] @ 0x30
- 801501a: 687b ldr r3, [r7, #4]
- 801501c: 429a cmp r2, r3
- 801501e: d80b bhi.n 8015038 <xStreamBufferSend+0x88>
- __asm volatile
- 8015020: f04f 0350 mov.w r3, #80 @ 0x50
- 8015024: f383 8811 msr BASEPRI, r3
- 8015028: f3bf 8f6f isb sy
- 801502c: f3bf 8f4f dsb sy
- 8015030: 61fb str r3, [r7, #28]
- }
- 8015032: bf00 nop
- 8015034: bf00 nop
- 8015036: e7fd b.n 8015034 <xStreamBufferSend+0x84>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- if( xTicksToWait != ( TickType_t ) 0 )
- 8015038: 683b ldr r3, [r7, #0]
- 801503a: 2b00 cmp r3, #0
- 801503c: d03f beq.n 80150be <xStreamBufferSend+0x10e>
- {
- vTaskSetTimeOutState( &xTimeOut );
- 801503e: f107 0310 add.w r3, r7, #16
- 8015042: 4618 mov r0, r3
- 8015044: f000 fe42 bl 8015ccc <vTaskSetTimeOutState>
- do
- {
- /* Wait until the required number of bytes are free in the message
- buffer. */
- taskENTER_CRITICAL();
- 8015048: f002 f95e bl 8017308 <vPortEnterCritical>
- {
- xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
- 801504c: 6af8 ldr r0, [r7, #44] @ 0x2c
- 801504e: f7ff ff7b bl 8014f48 <xStreamBufferSpacesAvailable>
- 8015052: 6378 str r0, [r7, #52] @ 0x34
- if( xSpace < xRequiredSpace )
- 8015054: 6b7a ldr r2, [r7, #52] @ 0x34
- 8015056: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015058: 429a cmp r2, r3
- 801505a: d218 bcs.n 801508e <xStreamBufferSend+0xde>
- {
- /* Clear notification state as going to wait for space. */
- ( void ) xTaskNotifyStateClear( NULL );
- 801505c: 2000 movs r0, #0
- 801505e: f001 fb65 bl 801672c <xTaskNotifyStateClear>
- /* Should only be one writer. */
- configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
- 8015062: 6afb ldr r3, [r7, #44] @ 0x2c
- 8015064: 695b ldr r3, [r3, #20]
- 8015066: 2b00 cmp r3, #0
- 8015068: d00b beq.n 8015082 <xStreamBufferSend+0xd2>
- __asm volatile
- 801506a: f04f 0350 mov.w r3, #80 @ 0x50
- 801506e: f383 8811 msr BASEPRI, r3
- 8015072: f3bf 8f6f isb sy
- 8015076: f3bf 8f4f dsb sy
- 801507a: 61bb str r3, [r7, #24]
- }
- 801507c: bf00 nop
- 801507e: bf00 nop
- 8015080: e7fd b.n 801507e <xStreamBufferSend+0xce>
- pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
- 8015082: f000 ffad bl 8015fe0 <xTaskGetCurrentTaskHandle>
- 8015086: 4602 mov r2, r0
- 8015088: 6afb ldr r3, [r7, #44] @ 0x2c
- 801508a: 615a str r2, [r3, #20]
- 801508c: e002 b.n 8015094 <xStreamBufferSend+0xe4>
- }
- else
- {
- taskEXIT_CRITICAL();
- 801508e: f002 f96d bl 801736c <vPortExitCritical>
- break;
- 8015092: e014 b.n 80150be <xStreamBufferSend+0x10e>
- }
- }
- taskEXIT_CRITICAL();
- 8015094: f002 f96a bl 801736c <vPortExitCritical>
- traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
- ( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
- 8015098: 683b ldr r3, [r7, #0]
- 801509a: 2200 movs r2, #0
- 801509c: 2100 movs r1, #0
- 801509e: 2000 movs r0, #0
- 80150a0: f001 f93c bl 801631c <xTaskNotifyWait>
- pxStreamBuffer->xTaskWaitingToSend = NULL;
- 80150a4: 6afb ldr r3, [r7, #44] @ 0x2c
- 80150a6: 2200 movs r2, #0
- 80150a8: 615a str r2, [r3, #20]
- } while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
- 80150aa: 463a mov r2, r7
- 80150ac: f107 0310 add.w r3, r7, #16
- 80150b0: 4611 mov r1, r2
- 80150b2: 4618 mov r0, r3
- 80150b4: f000 fe48 bl 8015d48 <xTaskCheckForTimeOut>
- 80150b8: 4603 mov r3, r0
- 80150ba: 2b00 cmp r3, #0
- 80150bc: d0c4 beq.n 8015048 <xStreamBufferSend+0x98>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- if( xSpace == ( size_t ) 0 )
- 80150be: 6b7b ldr r3, [r7, #52] @ 0x34
- 80150c0: 2b00 cmp r3, #0
- 80150c2: d103 bne.n 80150cc <xStreamBufferSend+0x11c>
- {
- xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
- 80150c4: 6af8 ldr r0, [r7, #44] @ 0x2c
- 80150c6: f7ff ff3f bl 8014f48 <xStreamBufferSpacesAvailable>
- 80150ca: 6378 str r0, [r7, #52] @ 0x34
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
- 80150cc: 6b3b ldr r3, [r7, #48] @ 0x30
- 80150ce: 9300 str r3, [sp, #0]
- 80150d0: 6b7b ldr r3, [r7, #52] @ 0x34
- 80150d2: 687a ldr r2, [r7, #4]
- 80150d4: 68b9 ldr r1, [r7, #8]
- 80150d6: 6af8 ldr r0, [r7, #44] @ 0x2c
- 80150d8: f000 f823 bl 8015122 <prvWriteMessageToBuffer>
- 80150dc: 62b8 str r0, [r7, #40] @ 0x28
- if( xReturn > ( size_t ) 0 )
- 80150de: 6abb ldr r3, [r7, #40] @ 0x28
- 80150e0: 2b00 cmp r3, #0
- 80150e2: d019 beq.n 8015118 <xStreamBufferSend+0x168>
- {
- traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );
- /* Was a task waiting for the data? */
- if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
- 80150e4: 6af8 ldr r0, [r7, #44] @ 0x2c
- 80150e6: f000 f8ce bl 8015286 <prvBytesInBuffer>
- 80150ea: 4602 mov r2, r0
- 80150ec: 6afb ldr r3, [r7, #44] @ 0x2c
- 80150ee: 68db ldr r3, [r3, #12]
- 80150f0: 429a cmp r2, r3
- 80150f2: d311 bcc.n 8015118 <xStreamBufferSend+0x168>
- {
- sbSEND_COMPLETED( pxStreamBuffer );
- 80150f4: f000 fb4a bl 801578c <vTaskSuspendAll>
- 80150f8: 6afb ldr r3, [r7, #44] @ 0x2c
- 80150fa: 691b ldr r3, [r3, #16]
- 80150fc: 2b00 cmp r3, #0
- 80150fe: d009 beq.n 8015114 <xStreamBufferSend+0x164>
- 8015100: 6afb ldr r3, [r7, #44] @ 0x2c
- 8015102: 6918 ldr r0, [r3, #16]
- 8015104: 2300 movs r3, #0
- 8015106: 2200 movs r2, #0
- 8015108: 2100 movs r1, #0
- 801510a: f001 f967 bl 80163dc <xTaskGenericNotify>
- 801510e: 6afb ldr r3, [r7, #44] @ 0x2c
- 8015110: 2200 movs r2, #0
- 8015112: 611a str r2, [r3, #16]
- 8015114: f000 fb48 bl 80157a8 <xTaskResumeAll>
- {
- mtCOVERAGE_TEST_MARKER();
- traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
- }
- return xReturn;
- 8015118: 6abb ldr r3, [r7, #40] @ 0x28
- }
- 801511a: 4618 mov r0, r3
- 801511c: 3738 adds r7, #56 @ 0x38
- 801511e: 46bd mov sp, r7
- 8015120: bd80 pop {r7, pc}
- 08015122 <prvWriteMessageToBuffer>:
- static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
- const void * pvTxData,
- size_t xDataLengthBytes,
- size_t xSpace,
- size_t xRequiredSpace )
- {
- 8015122: b580 push {r7, lr}
- 8015124: b086 sub sp, #24
- 8015126: af00 add r7, sp, #0
- 8015128: 60f8 str r0, [r7, #12]
- 801512a: 60b9 str r1, [r7, #8]
- 801512c: 607a str r2, [r7, #4]
- 801512e: 603b str r3, [r7, #0]
- BaseType_t xShouldWrite;
- size_t xReturn;
- if( xSpace == ( size_t ) 0 )
- 8015130: 683b ldr r3, [r7, #0]
- 8015132: 2b00 cmp r3, #0
- 8015134: d102 bne.n 801513c <prvWriteMessageToBuffer+0x1a>
- {
- /* Doesn't matter if this is a stream buffer or a message buffer, there
- is no space to write. */
- xShouldWrite = pdFALSE;
- 8015136: 2300 movs r3, #0
- 8015138: 617b str r3, [r7, #20]
- 801513a: e01d b.n 8015178 <prvWriteMessageToBuffer+0x56>
- }
- else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
- 801513c: 68fb ldr r3, [r7, #12]
- 801513e: 7f1b ldrb r3, [r3, #28]
- 8015140: f003 0301 and.w r3, r3, #1
- 8015144: 2b00 cmp r3, #0
- 8015146: d108 bne.n 801515a <prvWriteMessageToBuffer+0x38>
- {
- /* This is a stream buffer, as opposed to a message buffer, so writing a
- stream of bytes rather than discrete messages. Write as many bytes as
- possible. */
- xShouldWrite = pdTRUE;
- 8015148: 2301 movs r3, #1
- 801514a: 617b str r3, [r7, #20]
- xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
- 801514c: 687a ldr r2, [r7, #4]
- 801514e: 683b ldr r3, [r7, #0]
- 8015150: 4293 cmp r3, r2
- 8015152: bf28 it cs
- 8015154: 4613 movcs r3, r2
- 8015156: 607b str r3, [r7, #4]
- 8015158: e00e b.n 8015178 <prvWriteMessageToBuffer+0x56>
- }
- else if( xSpace >= xRequiredSpace )
- 801515a: 683a ldr r2, [r7, #0]
- 801515c: 6a3b ldr r3, [r7, #32]
- 801515e: 429a cmp r2, r3
- 8015160: d308 bcc.n 8015174 <prvWriteMessageToBuffer+0x52>
- {
- /* This is a message buffer, as opposed to a stream buffer, and there
- is enough space to write both the message length and the message itself
- into the buffer. Start by writing the length of the data, the data
- itself will be written later in this function. */
- xShouldWrite = pdTRUE;
- 8015162: 2301 movs r3, #1
- 8015164: 617b str r3, [r7, #20]
- ( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
- 8015166: 1d3b adds r3, r7, #4
- 8015168: 2204 movs r2, #4
- 801516a: 4619 mov r1, r3
- 801516c: 68f8 ldr r0, [r7, #12]
- 801516e: f000 f815 bl 801519c <prvWriteBytesToBuffer>
- 8015172: e001 b.n 8015178 <prvWriteMessageToBuffer+0x56>
- }
- else
- {
- /* There is space available, but not enough space. */
- xShouldWrite = pdFALSE;
- 8015174: 2300 movs r3, #0
- 8015176: 617b str r3, [r7, #20]
- }
- if( xShouldWrite != pdFALSE )
- 8015178: 697b ldr r3, [r7, #20]
- 801517a: 2b00 cmp r3, #0
- 801517c: d007 beq.n 801518e <prvWriteMessageToBuffer+0x6c>
- {
- /* Writes the data itself. */
- xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
- 801517e: 687b ldr r3, [r7, #4]
- 8015180: 461a mov r2, r3
- 8015182: 68b9 ldr r1, [r7, #8]
- 8015184: 68f8 ldr r0, [r7, #12]
- 8015186: f000 f809 bl 801519c <prvWriteBytesToBuffer>
- 801518a: 6138 str r0, [r7, #16]
- 801518c: e001 b.n 8015192 <prvWriteMessageToBuffer+0x70>
- }
- else
- {
- xReturn = 0;
- 801518e: 2300 movs r3, #0
- 8015190: 613b str r3, [r7, #16]
- }
- return xReturn;
- 8015192: 693b ldr r3, [r7, #16]
- }
- 8015194: 4618 mov r0, r3
- 8015196: 3718 adds r7, #24
- 8015198: 46bd mov sp, r7
- 801519a: bd80 pop {r7, pc}
- 0801519c <prvWriteBytesToBuffer>:
- return xReturn;
- }
- /*-----------------------------------------------------------*/
- static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
- {
- 801519c: b580 push {r7, lr}
- 801519e: b08a sub sp, #40 @ 0x28
- 80151a0: af00 add r7, sp, #0
- 80151a2: 60f8 str r0, [r7, #12]
- 80151a4: 60b9 str r1, [r7, #8]
- 80151a6: 607a str r2, [r7, #4]
- size_t xNextHead, xFirstLength;
- configASSERT( xCount > ( size_t ) 0 );
- 80151a8: 687b ldr r3, [r7, #4]
- 80151aa: 2b00 cmp r3, #0
- 80151ac: d10b bne.n 80151c6 <prvWriteBytesToBuffer+0x2a>
- __asm volatile
- 80151ae: f04f 0350 mov.w r3, #80 @ 0x50
- 80151b2: f383 8811 msr BASEPRI, r3
- 80151b6: f3bf 8f6f isb sy
- 80151ba: f3bf 8f4f dsb sy
- 80151be: 61fb str r3, [r7, #28]
- }
- 80151c0: bf00 nop
- 80151c2: bf00 nop
- 80151c4: e7fd b.n 80151c2 <prvWriteBytesToBuffer+0x26>
- xNextHead = pxStreamBuffer->xHead;
- 80151c6: 68fb ldr r3, [r7, #12]
- 80151c8: 685b ldr r3, [r3, #4]
- 80151ca: 627b str r3, [r7, #36] @ 0x24
- /* Calculate the number of bytes that can be added in the first write -
- which may be less than the total number of bytes that need to be added if
- the buffer will wrap back to the beginning. */
- xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
- 80151cc: 68fb ldr r3, [r7, #12]
- 80151ce: 689a ldr r2, [r3, #8]
- 80151d0: 6a7b ldr r3, [r7, #36] @ 0x24
- 80151d2: 1ad3 subs r3, r2, r3
- 80151d4: 687a ldr r2, [r7, #4]
- 80151d6: 4293 cmp r3, r2
- 80151d8: bf28 it cs
- 80151da: 4613 movcs r3, r2
- 80151dc: 623b str r3, [r7, #32]
- /* Write as many bytes as can be written in the first write. */
- configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
- 80151de: 6a7a ldr r2, [r7, #36] @ 0x24
- 80151e0: 6a3b ldr r3, [r7, #32]
- 80151e2: 441a add r2, r3
- 80151e4: 68fb ldr r3, [r7, #12]
- 80151e6: 689b ldr r3, [r3, #8]
- 80151e8: 429a cmp r2, r3
- 80151ea: d90b bls.n 8015204 <prvWriteBytesToBuffer+0x68>
- __asm volatile
- 80151ec: f04f 0350 mov.w r3, #80 @ 0x50
- 80151f0: f383 8811 msr BASEPRI, r3
- 80151f4: f3bf 8f6f isb sy
- 80151f8: f3bf 8f4f dsb sy
- 80151fc: 61bb str r3, [r7, #24]
- }
- 80151fe: bf00 nop
- 8015200: bf00 nop
- 8015202: e7fd b.n 8015200 <prvWriteBytesToBuffer+0x64>
- ( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
- 8015204: 68fb ldr r3, [r7, #12]
- 8015206: 699a ldr r2, [r3, #24]
- 8015208: 6a7b ldr r3, [r7, #36] @ 0x24
- 801520a: 4413 add r3, r2
- 801520c: 6a3a ldr r2, [r7, #32]
- 801520e: 68b9 ldr r1, [r7, #8]
- 8015210: 4618 mov r0, r3
- 8015212: f002 fd72 bl 8017cfa <memcpy>
- /* If the number of bytes written was less than the number that could be
- written in the first write... */
- if( xCount > xFirstLength )
- 8015216: 687a ldr r2, [r7, #4]
- 8015218: 6a3b ldr r3, [r7, #32]
- 801521a: 429a cmp r2, r3
- 801521c: d91d bls.n 801525a <prvWriteBytesToBuffer+0xbe>
- {
- /* ...then write the remaining bytes to the start of the buffer. */
- configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
- 801521e: 687a ldr r2, [r7, #4]
- 8015220: 6a3b ldr r3, [r7, #32]
- 8015222: 1ad2 subs r2, r2, r3
- 8015224: 68fb ldr r3, [r7, #12]
- 8015226: 689b ldr r3, [r3, #8]
- 8015228: 429a cmp r2, r3
- 801522a: d90b bls.n 8015244 <prvWriteBytesToBuffer+0xa8>
- __asm volatile
- 801522c: f04f 0350 mov.w r3, #80 @ 0x50
- 8015230: f383 8811 msr BASEPRI, r3
- 8015234: f3bf 8f6f isb sy
- 8015238: f3bf 8f4f dsb sy
- 801523c: 617b str r3, [r7, #20]
- }
- 801523e: bf00 nop
- 8015240: bf00 nop
- 8015242: e7fd b.n 8015240 <prvWriteBytesToBuffer+0xa4>
- ( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
- 8015244: 68fb ldr r3, [r7, #12]
- 8015246: 6998 ldr r0, [r3, #24]
- 8015248: 68ba ldr r2, [r7, #8]
- 801524a: 6a3b ldr r3, [r7, #32]
- 801524c: 18d1 adds r1, r2, r3
- 801524e: 687a ldr r2, [r7, #4]
- 8015250: 6a3b ldr r3, [r7, #32]
- 8015252: 1ad3 subs r3, r2, r3
- 8015254: 461a mov r2, r3
- 8015256: f002 fd50 bl 8017cfa <memcpy>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- xNextHead += xCount;
- 801525a: 6a7a ldr r2, [r7, #36] @ 0x24
- 801525c: 687b ldr r3, [r7, #4]
- 801525e: 4413 add r3, r2
- 8015260: 627b str r3, [r7, #36] @ 0x24
- if( xNextHead >= pxStreamBuffer->xLength )
- 8015262: 68fb ldr r3, [r7, #12]
- 8015264: 689b ldr r3, [r3, #8]
- 8015266: 6a7a ldr r2, [r7, #36] @ 0x24
- 8015268: 429a cmp r2, r3
- 801526a: d304 bcc.n 8015276 <prvWriteBytesToBuffer+0xda>
- {
- xNextHead -= pxStreamBuffer->xLength;
- 801526c: 68fb ldr r3, [r7, #12]
- 801526e: 689b ldr r3, [r3, #8]
- 8015270: 6a7a ldr r2, [r7, #36] @ 0x24
- 8015272: 1ad3 subs r3, r2, r3
- 8015274: 627b str r3, [r7, #36] @ 0x24
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- pxStreamBuffer->xHead = xNextHead;
- 8015276: 68fb ldr r3, [r7, #12]
- 8015278: 6a7a ldr r2, [r7, #36] @ 0x24
- 801527a: 605a str r2, [r3, #4]
- return xCount;
- 801527c: 687b ldr r3, [r7, #4]
- }
- 801527e: 4618 mov r0, r3
- 8015280: 3728 adds r7, #40 @ 0x28
- 8015282: 46bd mov sp, r7
- 8015284: bd80 pop {r7, pc}
- 08015286 <prvBytesInBuffer>:
- return xCount;
- }
- /*-----------------------------------------------------------*/
- static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
- {
- 8015286: b480 push {r7}
- 8015288: b085 sub sp, #20
- 801528a: af00 add r7, sp, #0
- 801528c: 6078 str r0, [r7, #4]
- /* Returns the distance between xTail and xHead. */
- size_t xCount;
- xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
- 801528e: 687b ldr r3, [r7, #4]
- 8015290: 689a ldr r2, [r3, #8]
- 8015292: 687b ldr r3, [r7, #4]
- 8015294: 685b ldr r3, [r3, #4]
- 8015296: 4413 add r3, r2
- 8015298: 60fb str r3, [r7, #12]
- xCount -= pxStreamBuffer->xTail;
- 801529a: 687b ldr r3, [r7, #4]
- 801529c: 681b ldr r3, [r3, #0]
- 801529e: 68fa ldr r2, [r7, #12]
- 80152a0: 1ad3 subs r3, r2, r3
- 80152a2: 60fb str r3, [r7, #12]
- if ( xCount >= pxStreamBuffer->xLength )
- 80152a4: 687b ldr r3, [r7, #4]
- 80152a6: 689b ldr r3, [r3, #8]
- 80152a8: 68fa ldr r2, [r7, #12]
- 80152aa: 429a cmp r2, r3
- 80152ac: d304 bcc.n 80152b8 <prvBytesInBuffer+0x32>
- {
- xCount -= pxStreamBuffer->xLength;
- 80152ae: 687b ldr r3, [r7, #4]
- 80152b0: 689b ldr r3, [r3, #8]
- 80152b2: 68fa ldr r2, [r7, #12]
- 80152b4: 1ad3 subs r3, r2, r3
- 80152b6: 60fb str r3, [r7, #12]
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- return xCount;
- 80152b8: 68fb ldr r3, [r7, #12]
- }
- 80152ba: 4618 mov r0, r3
- 80152bc: 3714 adds r7, #20
- 80152be: 46bd mov sp, r7
- 80152c0: f85d 7b04 ldr.w r7, [sp], #4
- 80152c4: 4770 bx lr
- 080152c6 <xTaskCreateStatic>:
- const uint32_t ulStackDepth,
- void * const pvParameters,
- UBaseType_t uxPriority,
- StackType_t * const puxStackBuffer,
- StaticTask_t * const pxTaskBuffer )
- {
- 80152c6: b580 push {r7, lr}
- 80152c8: b08e sub sp, #56 @ 0x38
- 80152ca: af04 add r7, sp, #16
- 80152cc: 60f8 str r0, [r7, #12]
- 80152ce: 60b9 str r1, [r7, #8]
- 80152d0: 607a str r2, [r7, #4]
- 80152d2: 603b str r3, [r7, #0]
- TCB_t *pxNewTCB;
- TaskHandle_t xReturn;
- configASSERT( puxStackBuffer != NULL );
- 80152d4: 6b7b ldr r3, [r7, #52] @ 0x34
- 80152d6: 2b00 cmp r3, #0
- 80152d8: d10b bne.n 80152f2 <xTaskCreateStatic+0x2c>
- __asm volatile
- 80152da: f04f 0350 mov.w r3, #80 @ 0x50
- 80152de: f383 8811 msr BASEPRI, r3
- 80152e2: f3bf 8f6f isb sy
- 80152e6: f3bf 8f4f dsb sy
- 80152ea: 623b str r3, [r7, #32]
- }
- 80152ec: bf00 nop
- 80152ee: bf00 nop
- 80152f0: e7fd b.n 80152ee <xTaskCreateStatic+0x28>
- configASSERT( pxTaskBuffer != NULL );
- 80152f2: 6bbb ldr r3, [r7, #56] @ 0x38
- 80152f4: 2b00 cmp r3, #0
- 80152f6: d10b bne.n 8015310 <xTaskCreateStatic+0x4a>
- __asm volatile
- 80152f8: f04f 0350 mov.w r3, #80 @ 0x50
- 80152fc: f383 8811 msr BASEPRI, r3
- 8015300: f3bf 8f6f isb sy
- 8015304: f3bf 8f4f dsb sy
- 8015308: 61fb str r3, [r7, #28]
- }
- 801530a: bf00 nop
- 801530c: bf00 nop
- 801530e: e7fd b.n 801530c <xTaskCreateStatic+0x46>
- #if( configASSERT_DEFINED == 1 )
- {
- /* Sanity check that the size of the structure used to declare a
- variable of type StaticTask_t equals the size of the real task
- structure. */
- volatile size_t xSize = sizeof( StaticTask_t );
- 8015310: 23a8 movs r3, #168 @ 0xa8
- 8015312: 613b str r3, [r7, #16]
- configASSERT( xSize == sizeof( TCB_t ) );
- 8015314: 693b ldr r3, [r7, #16]
- 8015316: 2ba8 cmp r3, #168 @ 0xa8
- 8015318: d00b beq.n 8015332 <xTaskCreateStatic+0x6c>
- __asm volatile
- 801531a: f04f 0350 mov.w r3, #80 @ 0x50
- 801531e: f383 8811 msr BASEPRI, r3
- 8015322: f3bf 8f6f isb sy
- 8015326: f3bf 8f4f dsb sy
- 801532a: 61bb str r3, [r7, #24]
- }
- 801532c: bf00 nop
- 801532e: bf00 nop
- 8015330: e7fd b.n 801532e <xTaskCreateStatic+0x68>
- ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
- 8015332: 693b ldr r3, [r7, #16]
- }
- #endif /* configASSERT_DEFINED */
- if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
- 8015334: 6bbb ldr r3, [r7, #56] @ 0x38
- 8015336: 2b00 cmp r3, #0
- 8015338: d01e beq.n 8015378 <xTaskCreateStatic+0xb2>
- 801533a: 6b7b ldr r3, [r7, #52] @ 0x34
- 801533c: 2b00 cmp r3, #0
- 801533e: d01b beq.n 8015378 <xTaskCreateStatic+0xb2>
- {
- /* The memory used for the task's TCB and stack are passed into this
- function - use them. */
- pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
- 8015340: 6bbb ldr r3, [r7, #56] @ 0x38
- 8015342: 627b str r3, [r7, #36] @ 0x24
- pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
- 8015344: 6a7b ldr r3, [r7, #36] @ 0x24
- 8015346: 6b7a ldr r2, [r7, #52] @ 0x34
- 8015348: 631a str r2, [r3, #48] @ 0x30
- #if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
- {
- /* Tasks can be created statically or dynamically, so note this
- task was created statically in case the task is later deleted. */
- pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
- 801534a: 6a7b ldr r3, [r7, #36] @ 0x24
- 801534c: 2202 movs r2, #2
- 801534e: f883 20a5 strb.w r2, [r3, #165] @ 0xa5
- }
- #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
- prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
- 8015352: 2300 movs r3, #0
- 8015354: 9303 str r3, [sp, #12]
- 8015356: 6a7b ldr r3, [r7, #36] @ 0x24
- 8015358: 9302 str r3, [sp, #8]
- 801535a: f107 0314 add.w r3, r7, #20
- 801535e: 9301 str r3, [sp, #4]
- 8015360: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015362: 9300 str r3, [sp, #0]
- 8015364: 683b ldr r3, [r7, #0]
- 8015366: 687a ldr r2, [r7, #4]
- 8015368: 68b9 ldr r1, [r7, #8]
- 801536a: 68f8 ldr r0, [r7, #12]
- 801536c: f000 f850 bl 8015410 <prvInitialiseNewTask>
- prvAddNewTaskToReadyList( pxNewTCB );
- 8015370: 6a78 ldr r0, [r7, #36] @ 0x24
- 8015372: f000 f8f5 bl 8015560 <prvAddNewTaskToReadyList>
- 8015376: e001 b.n 801537c <xTaskCreateStatic+0xb6>
- }
- else
- {
- xReturn = NULL;
- 8015378: 2300 movs r3, #0
- 801537a: 617b str r3, [r7, #20]
- }
- return xReturn;
- 801537c: 697b ldr r3, [r7, #20]
- }
- 801537e: 4618 mov r0, r3
- 8015380: 3728 adds r7, #40 @ 0x28
- 8015382: 46bd mov sp, r7
- 8015384: bd80 pop {r7, pc}
- 08015386 <xTaskCreate>:
- const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
- const configSTACK_DEPTH_TYPE usStackDepth,
- void * const pvParameters,
- UBaseType_t uxPriority,
- TaskHandle_t * const pxCreatedTask )
- {
- 8015386: b580 push {r7, lr}
- 8015388: b08c sub sp, #48 @ 0x30
- 801538a: af04 add r7, sp, #16
- 801538c: 60f8 str r0, [r7, #12]
- 801538e: 60b9 str r1, [r7, #8]
- 8015390: 603b str r3, [r7, #0]
- 8015392: 4613 mov r3, r2
- 8015394: 80fb strh r3, [r7, #6]
- #else /* portSTACK_GROWTH */
- {
- StackType_t *pxStack;
- /* Allocate space for the stack used by the task being created. */
- pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
- 8015396: 88fb ldrh r3, [r7, #6]
- 8015398: 009b lsls r3, r3, #2
- 801539a: 4618 mov r0, r3
- 801539c: f002 f8d6 bl 801754c <pvPortMalloc>
- 80153a0: 6178 str r0, [r7, #20]
- if( pxStack != NULL )
- 80153a2: 697b ldr r3, [r7, #20]
- 80153a4: 2b00 cmp r3, #0
- 80153a6: d00e beq.n 80153c6 <xTaskCreate+0x40>
- {
- /* Allocate space for the TCB. */
- pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
- 80153a8: 20a8 movs r0, #168 @ 0xa8
- 80153aa: f002 f8cf bl 801754c <pvPortMalloc>
- 80153ae: 61f8 str r0, [r7, #28]
- if( pxNewTCB != NULL )
- 80153b0: 69fb ldr r3, [r7, #28]
- 80153b2: 2b00 cmp r3, #0
- 80153b4: d003 beq.n 80153be <xTaskCreate+0x38>
- {
- /* Store the stack location in the TCB. */
- pxNewTCB->pxStack = pxStack;
- 80153b6: 69fb ldr r3, [r7, #28]
- 80153b8: 697a ldr r2, [r7, #20]
- 80153ba: 631a str r2, [r3, #48] @ 0x30
- 80153bc: e005 b.n 80153ca <xTaskCreate+0x44>
- }
- else
- {
- /* The stack cannot be used as the TCB was not created. Free
- it again. */
- vPortFree( pxStack );
- 80153be: 6978 ldr r0, [r7, #20]
- 80153c0: f002 f992 bl 80176e8 <vPortFree>
- 80153c4: e001 b.n 80153ca <xTaskCreate+0x44>
- }
- }
- else
- {
- pxNewTCB = NULL;
- 80153c6: 2300 movs r3, #0
- 80153c8: 61fb str r3, [r7, #28]
- }
- }
- #endif /* portSTACK_GROWTH */
- if( pxNewTCB != NULL )
- 80153ca: 69fb ldr r3, [r7, #28]
- 80153cc: 2b00 cmp r3, #0
- 80153ce: d017 beq.n 8015400 <xTaskCreate+0x7a>
- {
- #if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
- {
- /* Tasks can be created statically or dynamically, so note this
- task was created dynamically in case it is later deleted. */
- pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
- 80153d0: 69fb ldr r3, [r7, #28]
- 80153d2: 2200 movs r2, #0
- 80153d4: f883 20a5 strb.w r2, [r3, #165] @ 0xa5
- }
- #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
- prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
- 80153d8: 88fa ldrh r2, [r7, #6]
- 80153da: 2300 movs r3, #0
- 80153dc: 9303 str r3, [sp, #12]
- 80153de: 69fb ldr r3, [r7, #28]
- 80153e0: 9302 str r3, [sp, #8]
- 80153e2: 6afb ldr r3, [r7, #44] @ 0x2c
- 80153e4: 9301 str r3, [sp, #4]
- 80153e6: 6abb ldr r3, [r7, #40] @ 0x28
- 80153e8: 9300 str r3, [sp, #0]
- 80153ea: 683b ldr r3, [r7, #0]
- 80153ec: 68b9 ldr r1, [r7, #8]
- 80153ee: 68f8 ldr r0, [r7, #12]
- 80153f0: f000 f80e bl 8015410 <prvInitialiseNewTask>
- prvAddNewTaskToReadyList( pxNewTCB );
- 80153f4: 69f8 ldr r0, [r7, #28]
- 80153f6: f000 f8b3 bl 8015560 <prvAddNewTaskToReadyList>
- xReturn = pdPASS;
- 80153fa: 2301 movs r3, #1
- 80153fc: 61bb str r3, [r7, #24]
- 80153fe: e002 b.n 8015406 <xTaskCreate+0x80>
- }
- else
- {
- xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
- 8015400: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8015404: 61bb str r3, [r7, #24]
- }
- return xReturn;
- 8015406: 69bb ldr r3, [r7, #24]
- }
- 8015408: 4618 mov r0, r3
- 801540a: 3720 adds r7, #32
- 801540c: 46bd mov sp, r7
- 801540e: bd80 pop {r7, pc}
- 08015410 <prvInitialiseNewTask>:
- void * const pvParameters,
- UBaseType_t uxPriority,
- TaskHandle_t * const pxCreatedTask,
- TCB_t *pxNewTCB,
- const MemoryRegion_t * const xRegions )
- {
- 8015410: b580 push {r7, lr}
- 8015412: b088 sub sp, #32
- 8015414: af00 add r7, sp, #0
- 8015416: 60f8 str r0, [r7, #12]
- 8015418: 60b9 str r1, [r7, #8]
- 801541a: 607a str r2, [r7, #4]
- 801541c: 603b str r3, [r7, #0]
- /* Avoid dependency on memset() if it is not required. */
- #if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
- {
- /* Fill the stack with a known value to assist debugging. */
- ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
- 801541e: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015420: 6b18 ldr r0, [r3, #48] @ 0x30
- 8015422: 687b ldr r3, [r7, #4]
- 8015424: 009b lsls r3, r3, #2
- 8015426: 461a mov r2, r3
- 8015428: 21a5 movs r1, #165 @ 0xa5
- 801542a: f002 fb94 bl 8017b56 <memset>
- grows from high memory to low (as per the 80x86) or vice versa.
- portSTACK_GROWTH is used to make the result positive or negative as required
- by the port. */
- #if( portSTACK_GROWTH < 0 )
- {
- pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
- 801542e: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015430: 6b1a ldr r2, [r3, #48] @ 0x30
- 8015432: 6879 ldr r1, [r7, #4]
- 8015434: f06f 4340 mvn.w r3, #3221225472 @ 0xc0000000
- 8015438: 440b add r3, r1
- 801543a: 009b lsls r3, r3, #2
- 801543c: 4413 add r3, r2
- 801543e: 61bb str r3, [r7, #24]
- pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception. Avoiding casts between pointers and integers is not practical. Size differences accounted for using portPOINTER_SIZE_TYPE type. Checked by assert(). */
- 8015440: 69bb ldr r3, [r7, #24]
- 8015442: f023 0307 bic.w r3, r3, #7
- 8015446: 61bb str r3, [r7, #24]
- /* Check the alignment of the calculated top of stack is correct. */
- configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
- 8015448: 69bb ldr r3, [r7, #24]
- 801544a: f003 0307 and.w r3, r3, #7
- 801544e: 2b00 cmp r3, #0
- 8015450: d00b beq.n 801546a <prvInitialiseNewTask+0x5a>
- __asm volatile
- 8015452: f04f 0350 mov.w r3, #80 @ 0x50
- 8015456: f383 8811 msr BASEPRI, r3
- 801545a: f3bf 8f6f isb sy
- 801545e: f3bf 8f4f dsb sy
- 8015462: 617b str r3, [r7, #20]
- }
- 8015464: bf00 nop
- 8015466: bf00 nop
- 8015468: e7fd b.n 8015466 <prvInitialiseNewTask+0x56>
- pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
- }
- #endif /* portSTACK_GROWTH */
- /* Store the task name in the TCB. */
- if( pcName != NULL )
- 801546a: 68bb ldr r3, [r7, #8]
- 801546c: 2b00 cmp r3, #0
- 801546e: d01f beq.n 80154b0 <prvInitialiseNewTask+0xa0>
- {
- for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
- 8015470: 2300 movs r3, #0
- 8015472: 61fb str r3, [r7, #28]
- 8015474: e012 b.n 801549c <prvInitialiseNewTask+0x8c>
- {
- pxNewTCB->pcTaskName[ x ] = pcName[ x ];
- 8015476: 68ba ldr r2, [r7, #8]
- 8015478: 69fb ldr r3, [r7, #28]
- 801547a: 4413 add r3, r2
- 801547c: 7819 ldrb r1, [r3, #0]
- 801547e: 6b3a ldr r2, [r7, #48] @ 0x30
- 8015480: 69fb ldr r3, [r7, #28]
- 8015482: 4413 add r3, r2
- 8015484: 3334 adds r3, #52 @ 0x34
- 8015486: 460a mov r2, r1
- 8015488: 701a strb r2, [r3, #0]
- /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
- configMAX_TASK_NAME_LEN characters just in case the memory after the
- string is not accessible (extremely unlikely). */
- if( pcName[ x ] == ( char ) 0x00 )
- 801548a: 68ba ldr r2, [r7, #8]
- 801548c: 69fb ldr r3, [r7, #28]
- 801548e: 4413 add r3, r2
- 8015490: 781b ldrb r3, [r3, #0]
- 8015492: 2b00 cmp r3, #0
- 8015494: d006 beq.n 80154a4 <prvInitialiseNewTask+0x94>
- for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
- 8015496: 69fb ldr r3, [r7, #28]
- 8015498: 3301 adds r3, #1
- 801549a: 61fb str r3, [r7, #28]
- 801549c: 69fb ldr r3, [r7, #28]
- 801549e: 2b0f cmp r3, #15
- 80154a0: d9e9 bls.n 8015476 <prvInitialiseNewTask+0x66>
- 80154a2: e000 b.n 80154a6 <prvInitialiseNewTask+0x96>
- {
- break;
- 80154a4: bf00 nop
- }
- }
- /* Ensure the name string is terminated in the case that the string length
- was greater or equal to configMAX_TASK_NAME_LEN. */
- pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
- 80154a6: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154a8: 2200 movs r2, #0
- 80154aa: f883 2043 strb.w r2, [r3, #67] @ 0x43
- 80154ae: e003 b.n 80154b8 <prvInitialiseNewTask+0xa8>
- }
- else
- {
- /* The task has not been given a name, so just ensure there is a NULL
- terminator when it is read out. */
- pxNewTCB->pcTaskName[ 0 ] = 0x00;
- 80154b0: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154b2: 2200 movs r2, #0
- 80154b4: f883 2034 strb.w r2, [r3, #52] @ 0x34
- }
- /* This is used as an array index so must ensure it's not too large. First
- remove the privilege bit if one is present. */
- if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
- 80154b8: 6abb ldr r3, [r7, #40] @ 0x28
- 80154ba: 2b37 cmp r3, #55 @ 0x37
- 80154bc: d901 bls.n 80154c2 <prvInitialiseNewTask+0xb2>
- {
- uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
- 80154be: 2337 movs r3, #55 @ 0x37
- 80154c0: 62bb str r3, [r7, #40] @ 0x28
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- pxNewTCB->uxPriority = uxPriority;
- 80154c2: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154c4: 6aba ldr r2, [r7, #40] @ 0x28
- 80154c6: 62da str r2, [r3, #44] @ 0x2c
- #if ( configUSE_MUTEXES == 1 )
- {
- pxNewTCB->uxBasePriority = uxPriority;
- 80154c8: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154ca: 6aba ldr r2, [r7, #40] @ 0x28
- 80154cc: 64da str r2, [r3, #76] @ 0x4c
- pxNewTCB->uxMutexesHeld = 0;
- 80154ce: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154d0: 2200 movs r2, #0
- 80154d2: 651a str r2, [r3, #80] @ 0x50
- }
- #endif /* configUSE_MUTEXES */
- vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
- 80154d4: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154d6: 3304 adds r3, #4
- 80154d8: 4618 mov r0, r3
- 80154da: f7fe fd09 bl 8013ef0 <vListInitialiseItem>
- vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
- 80154de: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154e0: 3318 adds r3, #24
- 80154e2: 4618 mov r0, r3
- 80154e4: f7fe fd04 bl 8013ef0 <vListInitialiseItem>
- /* Set the pxNewTCB as a link back from the ListItem_t. This is so we can get
- back to the containing TCB from a generic item in a list. */
- listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
- 80154e8: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154ea: 6b3a ldr r2, [r7, #48] @ 0x30
- 80154ec: 611a str r2, [r3, #16]
- /* Event lists are always in priority order. */
- listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
- 80154ee: 6abb ldr r3, [r7, #40] @ 0x28
- 80154f0: f1c3 0238 rsb r2, r3, #56 @ 0x38
- 80154f4: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154f6: 619a str r2, [r3, #24]
- listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
- 80154f8: 6b3b ldr r3, [r7, #48] @ 0x30
- 80154fa: 6b3a ldr r2, [r7, #48] @ 0x30
- 80154fc: 625a str r2, [r3, #36] @ 0x24
- }
- #endif
- #if ( configUSE_TASK_NOTIFICATIONS == 1 )
- {
- pxNewTCB->ulNotifiedValue = 0;
- 80154fe: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015500: 2200 movs r2, #0
- 8015502: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
- 8015506: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015508: 2200 movs r2, #0
- 801550a: f883 20a4 strb.w r2, [r3, #164] @ 0xa4
- #if ( configUSE_NEWLIB_REENTRANT == 1 )
- {
- /* Initialise this task's Newlib reent structure.
- See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
- for additional information. */
- _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
- 801550e: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015510: 3354 adds r3, #84 @ 0x54
- 8015512: 224c movs r2, #76 @ 0x4c
- 8015514: 2100 movs r1, #0
- 8015516: 4618 mov r0, r3
- 8015518: f002 fb1d bl 8017b56 <memset>
- 801551c: 6b3b ldr r3, [r7, #48] @ 0x30
- 801551e: 4a0d ldr r2, [pc, #52] @ (8015554 <prvInitialiseNewTask+0x144>)
- 8015520: 659a str r2, [r3, #88] @ 0x58
- 8015522: 6b3b ldr r3, [r7, #48] @ 0x30
- 8015524: 4a0c ldr r2, [pc, #48] @ (8015558 <prvInitialiseNewTask+0x148>)
- 8015526: 65da str r2, [r3, #92] @ 0x5c
- 8015528: 6b3b ldr r3, [r7, #48] @ 0x30
- 801552a: 4a0c ldr r2, [pc, #48] @ (801555c <prvInitialiseNewTask+0x14c>)
- 801552c: 661a str r2, [r3, #96] @ 0x60
- }
- #endif /* portSTACK_GROWTH */
- }
- #else /* portHAS_STACK_OVERFLOW_CHECKING */
- {
- pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
- 801552e: 683a ldr r2, [r7, #0]
- 8015530: 68f9 ldr r1, [r7, #12]
- 8015532: 69b8 ldr r0, [r7, #24]
- 8015534: f001 fdb8 bl 80170a8 <pxPortInitialiseStack>
- 8015538: 4602 mov r2, r0
- 801553a: 6b3b ldr r3, [r7, #48] @ 0x30
- 801553c: 601a str r2, [r3, #0]
- }
- #endif /* portHAS_STACK_OVERFLOW_CHECKING */
- }
- #endif /* portUSING_MPU_WRAPPERS */
- if( pxCreatedTask != NULL )
- 801553e: 6afb ldr r3, [r7, #44] @ 0x2c
- 8015540: 2b00 cmp r3, #0
- 8015542: d002 beq.n 801554a <prvInitialiseNewTask+0x13a>
- {
- /* Pass the handle out in an anonymous way. The handle can be used to
- change the created task's priority, delete the created task, etc.*/
- *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
- 8015544: 6afb ldr r3, [r7, #44] @ 0x2c
- 8015546: 6b3a ldr r2, [r7, #48] @ 0x30
- 8015548: 601a str r2, [r3, #0]
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- 801554a: bf00 nop
- 801554c: 3720 adds r7, #32
- 801554e: 46bd mov sp, r7
- 8015550: bd80 pop {r7, pc}
- 8015552: bf00 nop
- 8015554: 24012c94 .word 0x24012c94
- 8015558: 24012cfc .word 0x24012cfc
- 801555c: 24012d64 .word 0x24012d64
- 08015560 <prvAddNewTaskToReadyList>:
- /*-----------------------------------------------------------*/
- static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
- {
- 8015560: b580 push {r7, lr}
- 8015562: b082 sub sp, #8
- 8015564: af00 add r7, sp, #0
- 8015566: 6078 str r0, [r7, #4]
- /* Ensure interrupts don't access the task lists while the lists are being
- updated. */
- taskENTER_CRITICAL();
- 8015568: f001 fece bl 8017308 <vPortEnterCritical>
- {
- uxCurrentNumberOfTasks++;
- 801556c: 4b2d ldr r3, [pc, #180] @ (8015624 <prvAddNewTaskToReadyList+0xc4>)
- 801556e: 681b ldr r3, [r3, #0]
- 8015570: 3301 adds r3, #1
- 8015572: 4a2c ldr r2, [pc, #176] @ (8015624 <prvAddNewTaskToReadyList+0xc4>)
- 8015574: 6013 str r3, [r2, #0]
- if( pxCurrentTCB == NULL )
- 8015576: 4b2c ldr r3, [pc, #176] @ (8015628 <prvAddNewTaskToReadyList+0xc8>)
- 8015578: 681b ldr r3, [r3, #0]
- 801557a: 2b00 cmp r3, #0
- 801557c: d109 bne.n 8015592 <prvAddNewTaskToReadyList+0x32>
- {
- /* There are no other tasks, or all the other tasks are in
- the suspended state - make this the current task. */
- pxCurrentTCB = pxNewTCB;
- 801557e: 4a2a ldr r2, [pc, #168] @ (8015628 <prvAddNewTaskToReadyList+0xc8>)
- 8015580: 687b ldr r3, [r7, #4]
- 8015582: 6013 str r3, [r2, #0]
- if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
- 8015584: 4b27 ldr r3, [pc, #156] @ (8015624 <prvAddNewTaskToReadyList+0xc4>)
- 8015586: 681b ldr r3, [r3, #0]
- 8015588: 2b01 cmp r3, #1
- 801558a: d110 bne.n 80155ae <prvAddNewTaskToReadyList+0x4e>
- {
- /* This is the first task to be created so do the preliminary
- initialisation required. We will not recover if this call
- fails, but we will report the failure. */
- prvInitialiseTaskLists();
- 801558c: f000 fc64 bl 8015e58 <prvInitialiseTaskLists>
- 8015590: e00d b.n 80155ae <prvAddNewTaskToReadyList+0x4e>
- else
- {
- /* If the scheduler is not already running, make this task the
- current task if it is the highest priority task to be created
- so far. */
- if( xSchedulerRunning == pdFALSE )
- 8015592: 4b26 ldr r3, [pc, #152] @ (801562c <prvAddNewTaskToReadyList+0xcc>)
- 8015594: 681b ldr r3, [r3, #0]
- 8015596: 2b00 cmp r3, #0
- 8015598: d109 bne.n 80155ae <prvAddNewTaskToReadyList+0x4e>
- {
- if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
- 801559a: 4b23 ldr r3, [pc, #140] @ (8015628 <prvAddNewTaskToReadyList+0xc8>)
- 801559c: 681b ldr r3, [r3, #0]
- 801559e: 6ada ldr r2, [r3, #44] @ 0x2c
- 80155a0: 687b ldr r3, [r7, #4]
- 80155a2: 6adb ldr r3, [r3, #44] @ 0x2c
- 80155a4: 429a cmp r2, r3
- 80155a6: d802 bhi.n 80155ae <prvAddNewTaskToReadyList+0x4e>
- {
- pxCurrentTCB = pxNewTCB;
- 80155a8: 4a1f ldr r2, [pc, #124] @ (8015628 <prvAddNewTaskToReadyList+0xc8>)
- 80155aa: 687b ldr r3, [r7, #4]
- 80155ac: 6013 str r3, [r2, #0]
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- uxTaskNumber++;
- 80155ae: 4b20 ldr r3, [pc, #128] @ (8015630 <prvAddNewTaskToReadyList+0xd0>)
- 80155b0: 681b ldr r3, [r3, #0]
- 80155b2: 3301 adds r3, #1
- 80155b4: 4a1e ldr r2, [pc, #120] @ (8015630 <prvAddNewTaskToReadyList+0xd0>)
- 80155b6: 6013 str r3, [r2, #0]
- #if ( configUSE_TRACE_FACILITY == 1 )
- {
- /* Add a counter into the TCB for tracing only. */
- pxNewTCB->uxTCBNumber = uxTaskNumber;
- 80155b8: 4b1d ldr r3, [pc, #116] @ (8015630 <prvAddNewTaskToReadyList+0xd0>)
- 80155ba: 681a ldr r2, [r3, #0]
- 80155bc: 687b ldr r3, [r7, #4]
- 80155be: 645a str r2, [r3, #68] @ 0x44
- }
- #endif /* configUSE_TRACE_FACILITY */
- traceTASK_CREATE( pxNewTCB );
- prvAddTaskToReadyList( pxNewTCB );
- 80155c0: 687b ldr r3, [r7, #4]
- 80155c2: 6ada ldr r2, [r3, #44] @ 0x2c
- 80155c4: 4b1b ldr r3, [pc, #108] @ (8015634 <prvAddNewTaskToReadyList+0xd4>)
- 80155c6: 681b ldr r3, [r3, #0]
- 80155c8: 429a cmp r2, r3
- 80155ca: d903 bls.n 80155d4 <prvAddNewTaskToReadyList+0x74>
- 80155cc: 687b ldr r3, [r7, #4]
- 80155ce: 6adb ldr r3, [r3, #44] @ 0x2c
- 80155d0: 4a18 ldr r2, [pc, #96] @ (8015634 <prvAddNewTaskToReadyList+0xd4>)
- 80155d2: 6013 str r3, [r2, #0]
- 80155d4: 687b ldr r3, [r7, #4]
- 80155d6: 6ada ldr r2, [r3, #44] @ 0x2c
- 80155d8: 4613 mov r3, r2
- 80155da: 009b lsls r3, r3, #2
- 80155dc: 4413 add r3, r2
- 80155de: 009b lsls r3, r3, #2
- 80155e0: 4a15 ldr r2, [pc, #84] @ (8015638 <prvAddNewTaskToReadyList+0xd8>)
- 80155e2: 441a add r2, r3
- 80155e4: 687b ldr r3, [r7, #4]
- 80155e6: 3304 adds r3, #4
- 80155e8: 4619 mov r1, r3
- 80155ea: 4610 mov r0, r2
- 80155ec: f7fe fc8d bl 8013f0a <vListInsertEnd>
- portSETUP_TCB( pxNewTCB );
- }
- taskEXIT_CRITICAL();
- 80155f0: f001 febc bl 801736c <vPortExitCritical>
- if( xSchedulerRunning != pdFALSE )
- 80155f4: 4b0d ldr r3, [pc, #52] @ (801562c <prvAddNewTaskToReadyList+0xcc>)
- 80155f6: 681b ldr r3, [r3, #0]
- 80155f8: 2b00 cmp r3, #0
- 80155fa: d00e beq.n 801561a <prvAddNewTaskToReadyList+0xba>
- {
- /* If the created task is of a higher priority than the current task
- then it should run now. */
- if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
- 80155fc: 4b0a ldr r3, [pc, #40] @ (8015628 <prvAddNewTaskToReadyList+0xc8>)
- 80155fe: 681b ldr r3, [r3, #0]
- 8015600: 6ada ldr r2, [r3, #44] @ 0x2c
- 8015602: 687b ldr r3, [r7, #4]
- 8015604: 6adb ldr r3, [r3, #44] @ 0x2c
- 8015606: 429a cmp r2, r3
- 8015608: d207 bcs.n 801561a <prvAddNewTaskToReadyList+0xba>
- {
- taskYIELD_IF_USING_PREEMPTION();
- 801560a: 4b0c ldr r3, [pc, #48] @ (801563c <prvAddNewTaskToReadyList+0xdc>)
- 801560c: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8015610: 601a str r2, [r3, #0]
- 8015612: f3bf 8f4f dsb sy
- 8015616: f3bf 8f6f isb sy
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- 801561a: bf00 nop
- 801561c: 3708 adds r7, #8
- 801561e: 46bd mov sp, r7
- 8015620: bd80 pop {r7, pc}
- 8015622: bf00 nop
- 8015624: 24002b14 .word 0x24002b14
- 8015628: 24002640 .word 0x24002640
- 801562c: 24002b20 .word 0x24002b20
- 8015630: 24002b30 .word 0x24002b30
- 8015634: 24002b1c .word 0x24002b1c
- 8015638: 24002644 .word 0x24002644
- 801563c: e000ed04 .word 0xe000ed04
- 08015640 <vTaskDelay>:
- /*-----------------------------------------------------------*/
- #if ( INCLUDE_vTaskDelay == 1 )
- void vTaskDelay( const TickType_t xTicksToDelay )
- {
- 8015640: b580 push {r7, lr}
- 8015642: b084 sub sp, #16
- 8015644: af00 add r7, sp, #0
- 8015646: 6078 str r0, [r7, #4]
- BaseType_t xAlreadyYielded = pdFALSE;
- 8015648: 2300 movs r3, #0
- 801564a: 60fb str r3, [r7, #12]
- /* A delay time of zero just forces a reschedule. */
- if( xTicksToDelay > ( TickType_t ) 0U )
- 801564c: 687b ldr r3, [r7, #4]
- 801564e: 2b00 cmp r3, #0
- 8015650: d018 beq.n 8015684 <vTaskDelay+0x44>
- {
- configASSERT( uxSchedulerSuspended == 0 );
- 8015652: 4b14 ldr r3, [pc, #80] @ (80156a4 <vTaskDelay+0x64>)
- 8015654: 681b ldr r3, [r3, #0]
- 8015656: 2b00 cmp r3, #0
- 8015658: d00b beq.n 8015672 <vTaskDelay+0x32>
- __asm volatile
- 801565a: f04f 0350 mov.w r3, #80 @ 0x50
- 801565e: f383 8811 msr BASEPRI, r3
- 8015662: f3bf 8f6f isb sy
- 8015666: f3bf 8f4f dsb sy
- 801566a: 60bb str r3, [r7, #8]
- }
- 801566c: bf00 nop
- 801566e: bf00 nop
- 8015670: e7fd b.n 801566e <vTaskDelay+0x2e>
- vTaskSuspendAll();
- 8015672: f000 f88b bl 801578c <vTaskSuspendAll>
- list or removed from the blocked list until the scheduler
- is resumed.
- This task cannot be in an event list as it is the currently
- executing task. */
- prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
- 8015676: 2100 movs r1, #0
- 8015678: 6878 ldr r0, [r7, #4]
- 801567a: f001 f87d bl 8016778 <prvAddCurrentTaskToDelayedList>
- }
- xAlreadyYielded = xTaskResumeAll();
- 801567e: f000 f893 bl 80157a8 <xTaskResumeAll>
- 8015682: 60f8 str r0, [r7, #12]
- mtCOVERAGE_TEST_MARKER();
- }
- /* Force a reschedule if xTaskResumeAll has not already done so, we may
- have put ourselves to sleep. */
- if( xAlreadyYielded == pdFALSE )
- 8015684: 68fb ldr r3, [r7, #12]
- 8015686: 2b00 cmp r3, #0
- 8015688: d107 bne.n 801569a <vTaskDelay+0x5a>
- {
- portYIELD_WITHIN_API();
- 801568a: 4b07 ldr r3, [pc, #28] @ (80156a8 <vTaskDelay+0x68>)
- 801568c: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8015690: 601a str r2, [r3, #0]
- 8015692: f3bf 8f4f dsb sy
- 8015696: f3bf 8f6f isb sy
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- 801569a: bf00 nop
- 801569c: 3710 adds r7, #16
- 801569e: 46bd mov sp, r7
- 80156a0: bd80 pop {r7, pc}
- 80156a2: bf00 nop
- 80156a4: 24002b3c .word 0x24002b3c
- 80156a8: e000ed04 .word 0xe000ed04
- 080156ac <vTaskStartScheduler>:
- #endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
- /*-----------------------------------------------------------*/
- void vTaskStartScheduler( void )
- {
- 80156ac: b580 push {r7, lr}
- 80156ae: b08a sub sp, #40 @ 0x28
- 80156b0: af04 add r7, sp, #16
- BaseType_t xReturn;
- /* Add the idle task at the lowest priority. */
- #if( configSUPPORT_STATIC_ALLOCATION == 1 )
- {
- StaticTask_t *pxIdleTaskTCBBuffer = NULL;
- 80156b2: 2300 movs r3, #0
- 80156b4: 60bb str r3, [r7, #8]
- StackType_t *pxIdleTaskStackBuffer = NULL;
- 80156b6: 2300 movs r3, #0
- 80156b8: 607b str r3, [r7, #4]
- uint32_t ulIdleTaskStackSize;
- /* The Idle task is created using user provided RAM - obtain the
- address of the RAM then create the idle task. */
- vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
- 80156ba: 463a mov r2, r7
- 80156bc: 1d39 adds r1, r7, #4
- 80156be: f107 0308 add.w r3, r7, #8
- 80156c2: 4618 mov r0, r3
- 80156c4: f7fe fbc0 bl 8013e48 <vApplicationGetIdleTaskMemory>
- xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
- 80156c8: 6839 ldr r1, [r7, #0]
- 80156ca: 687b ldr r3, [r7, #4]
- 80156cc: 68ba ldr r2, [r7, #8]
- 80156ce: 9202 str r2, [sp, #8]
- 80156d0: 9301 str r3, [sp, #4]
- 80156d2: 2300 movs r3, #0
- 80156d4: 9300 str r3, [sp, #0]
- 80156d6: 2300 movs r3, #0
- 80156d8: 460a mov r2, r1
- 80156da: 4924 ldr r1, [pc, #144] @ (801576c <vTaskStartScheduler+0xc0>)
- 80156dc: 4824 ldr r0, [pc, #144] @ (8015770 <vTaskStartScheduler+0xc4>)
- 80156de: f7ff fdf2 bl 80152c6 <xTaskCreateStatic>
- 80156e2: 4603 mov r3, r0
- 80156e4: 4a23 ldr r2, [pc, #140] @ (8015774 <vTaskStartScheduler+0xc8>)
- 80156e6: 6013 str r3, [r2, #0]
- ( void * ) NULL, /*lint !e961. The cast is not redundant for all compilers. */
- portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
- pxIdleTaskStackBuffer,
- pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
- if( xIdleTaskHandle != NULL )
- 80156e8: 4b22 ldr r3, [pc, #136] @ (8015774 <vTaskStartScheduler+0xc8>)
- 80156ea: 681b ldr r3, [r3, #0]
- 80156ec: 2b00 cmp r3, #0
- 80156ee: d002 beq.n 80156f6 <vTaskStartScheduler+0x4a>
- {
- xReturn = pdPASS;
- 80156f0: 2301 movs r3, #1
- 80156f2: 617b str r3, [r7, #20]
- 80156f4: e001 b.n 80156fa <vTaskStartScheduler+0x4e>
- }
- else
- {
- xReturn = pdFAIL;
- 80156f6: 2300 movs r3, #0
- 80156f8: 617b str r3, [r7, #20]
- }
- #endif /* configSUPPORT_STATIC_ALLOCATION */
- #if ( configUSE_TIMERS == 1 )
- {
- if( xReturn == pdPASS )
- 80156fa: 697b ldr r3, [r7, #20]
- 80156fc: 2b01 cmp r3, #1
- 80156fe: d102 bne.n 8015706 <vTaskStartScheduler+0x5a>
- {
- xReturn = xTimerCreateTimerTask();
- 8015700: f001 f88e bl 8016820 <xTimerCreateTimerTask>
- 8015704: 6178 str r0, [r7, #20]
- mtCOVERAGE_TEST_MARKER();
- }
- }
- #endif /* configUSE_TIMERS */
- if( xReturn == pdPASS )
- 8015706: 697b ldr r3, [r7, #20]
- 8015708: 2b01 cmp r3, #1
- 801570a: d11b bne.n 8015744 <vTaskStartScheduler+0x98>
- __asm volatile
- 801570c: f04f 0350 mov.w r3, #80 @ 0x50
- 8015710: f383 8811 msr BASEPRI, r3
- 8015714: f3bf 8f6f isb sy
- 8015718: f3bf 8f4f dsb sy
- 801571c: 613b str r3, [r7, #16]
- }
- 801571e: bf00 nop
- {
- /* Switch Newlib's _impure_ptr variable to point to the _reent
- structure specific to the task that will run first.
- See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
- for additional information. */
- _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
- 8015720: 4b15 ldr r3, [pc, #84] @ (8015778 <vTaskStartScheduler+0xcc>)
- 8015722: 681b ldr r3, [r3, #0]
- 8015724: 3354 adds r3, #84 @ 0x54
- 8015726: 4a15 ldr r2, [pc, #84] @ (801577c <vTaskStartScheduler+0xd0>)
- 8015728: 6013 str r3, [r2, #0]
- }
- #endif /* configUSE_NEWLIB_REENTRANT */
- xNextTaskUnblockTime = portMAX_DELAY;
- 801572a: 4b15 ldr r3, [pc, #84] @ (8015780 <vTaskStartScheduler+0xd4>)
- 801572c: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
- 8015730: 601a str r2, [r3, #0]
- xSchedulerRunning = pdTRUE;
- 8015732: 4b14 ldr r3, [pc, #80] @ (8015784 <vTaskStartScheduler+0xd8>)
- 8015734: 2201 movs r2, #1
- 8015736: 601a str r2, [r3, #0]
- xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
- 8015738: 4b13 ldr r3, [pc, #76] @ (8015788 <vTaskStartScheduler+0xdc>)
- 801573a: 2200 movs r2, #0
- 801573c: 601a str r2, [r3, #0]
- traceTASK_SWITCHED_IN();
- /* Setting up the timer tick is hardware specific and thus in the
- portable interface. */
- if( xPortStartScheduler() != pdFALSE )
- 801573e: f001 fd3f bl 80171c0 <xPortStartScheduler>
- }
- /* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
- meaning xIdleTaskHandle is not used anywhere else. */
- ( void ) xIdleTaskHandle;
- }
- 8015742: e00f b.n 8015764 <vTaskStartScheduler+0xb8>
- configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
- 8015744: 697b ldr r3, [r7, #20]
- 8015746: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 801574a: d10b bne.n 8015764 <vTaskStartScheduler+0xb8>
- __asm volatile
- 801574c: f04f 0350 mov.w r3, #80 @ 0x50
- 8015750: f383 8811 msr BASEPRI, r3
- 8015754: f3bf 8f6f isb sy
- 8015758: f3bf 8f4f dsb sy
- 801575c: 60fb str r3, [r7, #12]
- }
- 801575e: bf00 nop
- 8015760: bf00 nop
- 8015762: e7fd b.n 8015760 <vTaskStartScheduler+0xb4>
- }
- 8015764: bf00 nop
- 8015766: 3718 adds r7, #24
- 8015768: 46bd mov sp, r7
- 801576a: bd80 pop {r7, pc}
- 801576c: 0801894c .word 0x0801894c
- 8015770: 08015e29 .word 0x08015e29
- 8015774: 24002b38 .word 0x24002b38
- 8015778: 24002640 .word 0x24002640
- 801577c: 24000054 .word 0x24000054
- 8015780: 24002b34 .word 0x24002b34
- 8015784: 24002b20 .word 0x24002b20
- 8015788: 24002b18 .word 0x24002b18
- 0801578c <vTaskSuspendAll>:
- vPortEndScheduler();
- }
- /*----------------------------------------------------------*/
- void vTaskSuspendAll( void )
- {
- 801578c: b480 push {r7}
- 801578e: af00 add r7, sp, #0
- do not otherwise exhibit real time behaviour. */
- portSOFTWARE_BARRIER();
- /* The scheduler is suspended if uxSchedulerSuspended is non-zero. An increment
- is used to allow calls to vTaskSuspendAll() to nest. */
- ++uxSchedulerSuspended;
- 8015790: 4b04 ldr r3, [pc, #16] @ (80157a4 <vTaskSuspendAll+0x18>)
- 8015792: 681b ldr r3, [r3, #0]
- 8015794: 3301 adds r3, #1
- 8015796: 4a03 ldr r2, [pc, #12] @ (80157a4 <vTaskSuspendAll+0x18>)
- 8015798: 6013 str r3, [r2, #0]
- /* Enforces ordering for ports and optimised compilers that may otherwise place
- the above increment elsewhere. */
- portMEMORY_BARRIER();
- }
- 801579a: bf00 nop
- 801579c: 46bd mov sp, r7
- 801579e: f85d 7b04 ldr.w r7, [sp], #4
- 80157a2: 4770 bx lr
- 80157a4: 24002b3c .word 0x24002b3c
- 080157a8 <xTaskResumeAll>:
- #endif /* configUSE_TICKLESS_IDLE */
- /*----------------------------------------------------------*/
- BaseType_t xTaskResumeAll( void )
- {
- 80157a8: b580 push {r7, lr}
- 80157aa: b084 sub sp, #16
- 80157ac: af00 add r7, sp, #0
- TCB_t *pxTCB = NULL;
- 80157ae: 2300 movs r3, #0
- 80157b0: 60fb str r3, [r7, #12]
- BaseType_t xAlreadyYielded = pdFALSE;
- 80157b2: 2300 movs r3, #0
- 80157b4: 60bb str r3, [r7, #8]
- /* If uxSchedulerSuspended is zero then this function does not match a
- previous call to vTaskSuspendAll(). */
- configASSERT( uxSchedulerSuspended );
- 80157b6: 4b42 ldr r3, [pc, #264] @ (80158c0 <xTaskResumeAll+0x118>)
- 80157b8: 681b ldr r3, [r3, #0]
- 80157ba: 2b00 cmp r3, #0
- 80157bc: d10b bne.n 80157d6 <xTaskResumeAll+0x2e>
- __asm volatile
- 80157be: f04f 0350 mov.w r3, #80 @ 0x50
- 80157c2: f383 8811 msr BASEPRI, r3
- 80157c6: f3bf 8f6f isb sy
- 80157ca: f3bf 8f4f dsb sy
- 80157ce: 603b str r3, [r7, #0]
- }
- 80157d0: bf00 nop
- 80157d2: bf00 nop
- 80157d4: e7fd b.n 80157d2 <xTaskResumeAll+0x2a>
- /* It is possible that an ISR caused a task to be removed from an event
- list while the scheduler was suspended. If this was the case then the
- removed task will have been added to the xPendingReadyList. Once the
- scheduler has been resumed it is safe to move all the pending ready
- tasks from this list into their appropriate ready list. */
- taskENTER_CRITICAL();
- 80157d6: f001 fd97 bl 8017308 <vPortEnterCritical>
- {
- --uxSchedulerSuspended;
- 80157da: 4b39 ldr r3, [pc, #228] @ (80158c0 <xTaskResumeAll+0x118>)
- 80157dc: 681b ldr r3, [r3, #0]
- 80157de: 3b01 subs r3, #1
- 80157e0: 4a37 ldr r2, [pc, #220] @ (80158c0 <xTaskResumeAll+0x118>)
- 80157e2: 6013 str r3, [r2, #0]
- if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
- 80157e4: 4b36 ldr r3, [pc, #216] @ (80158c0 <xTaskResumeAll+0x118>)
- 80157e6: 681b ldr r3, [r3, #0]
- 80157e8: 2b00 cmp r3, #0
- 80157ea: d162 bne.n 80158b2 <xTaskResumeAll+0x10a>
- {
- if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
- 80157ec: 4b35 ldr r3, [pc, #212] @ (80158c4 <xTaskResumeAll+0x11c>)
- 80157ee: 681b ldr r3, [r3, #0]
- 80157f0: 2b00 cmp r3, #0
- 80157f2: d05e beq.n 80158b2 <xTaskResumeAll+0x10a>
- {
- /* Move any readied tasks from the pending list into the
- appropriate ready list. */
- while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
- 80157f4: e02f b.n 8015856 <xTaskResumeAll+0xae>
- {
- pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 80157f6: 4b34 ldr r3, [pc, #208] @ (80158c8 <xTaskResumeAll+0x120>)
- 80157f8: 68db ldr r3, [r3, #12]
- 80157fa: 68db ldr r3, [r3, #12]
- 80157fc: 60fb str r3, [r7, #12]
- ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
- 80157fe: 68fb ldr r3, [r7, #12]
- 8015800: 3318 adds r3, #24
- 8015802: 4618 mov r0, r3
- 8015804: f7fe fbde bl 8013fc4 <uxListRemove>
- ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
- 8015808: 68fb ldr r3, [r7, #12]
- 801580a: 3304 adds r3, #4
- 801580c: 4618 mov r0, r3
- 801580e: f7fe fbd9 bl 8013fc4 <uxListRemove>
- prvAddTaskToReadyList( pxTCB );
- 8015812: 68fb ldr r3, [r7, #12]
- 8015814: 6ada ldr r2, [r3, #44] @ 0x2c
- 8015816: 4b2d ldr r3, [pc, #180] @ (80158cc <xTaskResumeAll+0x124>)
- 8015818: 681b ldr r3, [r3, #0]
- 801581a: 429a cmp r2, r3
- 801581c: d903 bls.n 8015826 <xTaskResumeAll+0x7e>
- 801581e: 68fb ldr r3, [r7, #12]
- 8015820: 6adb ldr r3, [r3, #44] @ 0x2c
- 8015822: 4a2a ldr r2, [pc, #168] @ (80158cc <xTaskResumeAll+0x124>)
- 8015824: 6013 str r3, [r2, #0]
- 8015826: 68fb ldr r3, [r7, #12]
- 8015828: 6ada ldr r2, [r3, #44] @ 0x2c
- 801582a: 4613 mov r3, r2
- 801582c: 009b lsls r3, r3, #2
- 801582e: 4413 add r3, r2
- 8015830: 009b lsls r3, r3, #2
- 8015832: 4a27 ldr r2, [pc, #156] @ (80158d0 <xTaskResumeAll+0x128>)
- 8015834: 441a add r2, r3
- 8015836: 68fb ldr r3, [r7, #12]
- 8015838: 3304 adds r3, #4
- 801583a: 4619 mov r1, r3
- 801583c: 4610 mov r0, r2
- 801583e: f7fe fb64 bl 8013f0a <vListInsertEnd>
- /* If the moved task has a priority higher than the current
- task then a yield must be performed. */
- if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
- 8015842: 68fb ldr r3, [r7, #12]
- 8015844: 6ada ldr r2, [r3, #44] @ 0x2c
- 8015846: 4b23 ldr r3, [pc, #140] @ (80158d4 <xTaskResumeAll+0x12c>)
- 8015848: 681b ldr r3, [r3, #0]
- 801584a: 6adb ldr r3, [r3, #44] @ 0x2c
- 801584c: 429a cmp r2, r3
- 801584e: d302 bcc.n 8015856 <xTaskResumeAll+0xae>
- {
- xYieldPending = pdTRUE;
- 8015850: 4b21 ldr r3, [pc, #132] @ (80158d8 <xTaskResumeAll+0x130>)
- 8015852: 2201 movs r2, #1
- 8015854: 601a str r2, [r3, #0]
- while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
- 8015856: 4b1c ldr r3, [pc, #112] @ (80158c8 <xTaskResumeAll+0x120>)
- 8015858: 681b ldr r3, [r3, #0]
- 801585a: 2b00 cmp r3, #0
- 801585c: d1cb bne.n 80157f6 <xTaskResumeAll+0x4e>
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- if( pxTCB != NULL )
- 801585e: 68fb ldr r3, [r7, #12]
- 8015860: 2b00 cmp r3, #0
- 8015862: d001 beq.n 8015868 <xTaskResumeAll+0xc0>
- which may have prevented the next unblock time from being
- re-calculated, in which case re-calculate it now. Mainly
- important for low power tickless implementations, where
- this can prevent an unnecessary exit from low power
- state. */
- prvResetNextTaskUnblockTime();
- 8015864: f000 fb9c bl 8015fa0 <prvResetNextTaskUnblockTime>
- /* If any ticks occurred while the scheduler was suspended then
- they should be processed now. This ensures the tick count does
- not slip, and that any delayed tasks are resumed at the correct
- time. */
- {
- TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
- 8015868: 4b1c ldr r3, [pc, #112] @ (80158dc <xTaskResumeAll+0x134>)
- 801586a: 681b ldr r3, [r3, #0]
- 801586c: 607b str r3, [r7, #4]
- if( xPendedCounts > ( TickType_t ) 0U )
- 801586e: 687b ldr r3, [r7, #4]
- 8015870: 2b00 cmp r3, #0
- 8015872: d010 beq.n 8015896 <xTaskResumeAll+0xee>
- {
- do
- {
- if( xTaskIncrementTick() != pdFALSE )
- 8015874: f000 f846 bl 8015904 <xTaskIncrementTick>
- 8015878: 4603 mov r3, r0
- 801587a: 2b00 cmp r3, #0
- 801587c: d002 beq.n 8015884 <xTaskResumeAll+0xdc>
- {
- xYieldPending = pdTRUE;
- 801587e: 4b16 ldr r3, [pc, #88] @ (80158d8 <xTaskResumeAll+0x130>)
- 8015880: 2201 movs r2, #1
- 8015882: 601a str r2, [r3, #0]
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- --xPendedCounts;
- 8015884: 687b ldr r3, [r7, #4]
- 8015886: 3b01 subs r3, #1
- 8015888: 607b str r3, [r7, #4]
- } while( xPendedCounts > ( TickType_t ) 0U );
- 801588a: 687b ldr r3, [r7, #4]
- 801588c: 2b00 cmp r3, #0
- 801588e: d1f1 bne.n 8015874 <xTaskResumeAll+0xcc>
- xPendedTicks = 0;
- 8015890: 4b12 ldr r3, [pc, #72] @ (80158dc <xTaskResumeAll+0x134>)
- 8015892: 2200 movs r2, #0
- 8015894: 601a str r2, [r3, #0]
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- if( xYieldPending != pdFALSE )
- 8015896: 4b10 ldr r3, [pc, #64] @ (80158d8 <xTaskResumeAll+0x130>)
- 8015898: 681b ldr r3, [r3, #0]
- 801589a: 2b00 cmp r3, #0
- 801589c: d009 beq.n 80158b2 <xTaskResumeAll+0x10a>
- {
- #if( configUSE_PREEMPTION != 0 )
- {
- xAlreadyYielded = pdTRUE;
- 801589e: 2301 movs r3, #1
- 80158a0: 60bb str r3, [r7, #8]
- }
- #endif
- taskYIELD_IF_USING_PREEMPTION();
- 80158a2: 4b0f ldr r3, [pc, #60] @ (80158e0 <xTaskResumeAll+0x138>)
- 80158a4: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 80158a8: 601a str r2, [r3, #0]
- 80158aa: f3bf 8f4f dsb sy
- 80158ae: f3bf 8f6f isb sy
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- taskEXIT_CRITICAL();
- 80158b2: f001 fd5b bl 801736c <vPortExitCritical>
- return xAlreadyYielded;
- 80158b6: 68bb ldr r3, [r7, #8]
- }
- 80158b8: 4618 mov r0, r3
- 80158ba: 3710 adds r7, #16
- 80158bc: 46bd mov sp, r7
- 80158be: bd80 pop {r7, pc}
- 80158c0: 24002b3c .word 0x24002b3c
- 80158c4: 24002b14 .word 0x24002b14
- 80158c8: 24002ad4 .word 0x24002ad4
- 80158cc: 24002b1c .word 0x24002b1c
- 80158d0: 24002644 .word 0x24002644
- 80158d4: 24002640 .word 0x24002640
- 80158d8: 24002b28 .word 0x24002b28
- 80158dc: 24002b24 .word 0x24002b24
- 80158e0: e000ed04 .word 0xe000ed04
- 080158e4 <xTaskGetTickCount>:
- /*-----------------------------------------------------------*/
- TickType_t xTaskGetTickCount( void )
- {
- 80158e4: b480 push {r7}
- 80158e6: b083 sub sp, #12
- 80158e8: af00 add r7, sp, #0
- TickType_t xTicks;
- /* Critical section required if running on a 16 bit processor. */
- portTICK_TYPE_ENTER_CRITICAL();
- {
- xTicks = xTickCount;
- 80158ea: 4b05 ldr r3, [pc, #20] @ (8015900 <xTaskGetTickCount+0x1c>)
- 80158ec: 681b ldr r3, [r3, #0]
- 80158ee: 607b str r3, [r7, #4]
- }
- portTICK_TYPE_EXIT_CRITICAL();
- return xTicks;
- 80158f0: 687b ldr r3, [r7, #4]
- }
- 80158f2: 4618 mov r0, r3
- 80158f4: 370c adds r7, #12
- 80158f6: 46bd mov sp, r7
- 80158f8: f85d 7b04 ldr.w r7, [sp], #4
- 80158fc: 4770 bx lr
- 80158fe: bf00 nop
- 8015900: 24002b18 .word 0x24002b18
- 08015904 <xTaskIncrementTick>:
- #endif /* INCLUDE_xTaskAbortDelay */
- /*----------------------------------------------------------*/
- BaseType_t xTaskIncrementTick( void )
- {
- 8015904: b580 push {r7, lr}
- 8015906: b086 sub sp, #24
- 8015908: af00 add r7, sp, #0
- TCB_t * pxTCB;
- TickType_t xItemValue;
- BaseType_t xSwitchRequired = pdFALSE;
- 801590a: 2300 movs r3, #0
- 801590c: 617b str r3, [r7, #20]
- /* Called by the portable layer each time a tick interrupt occurs.
- Increments the tick then checks to see if the new tick value will cause any
- tasks to be unblocked. */
- traceTASK_INCREMENT_TICK( xTickCount );
- if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
- 801590e: 4b4f ldr r3, [pc, #316] @ (8015a4c <xTaskIncrementTick+0x148>)
- 8015910: 681b ldr r3, [r3, #0]
- 8015912: 2b00 cmp r3, #0
- 8015914: f040 8090 bne.w 8015a38 <xTaskIncrementTick+0x134>
- {
- /* Minor optimisation. The tick count cannot change in this
- block. */
- const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
- 8015918: 4b4d ldr r3, [pc, #308] @ (8015a50 <xTaskIncrementTick+0x14c>)
- 801591a: 681b ldr r3, [r3, #0]
- 801591c: 3301 adds r3, #1
- 801591e: 613b str r3, [r7, #16]
- /* Increment the RTOS tick, switching the delayed and overflowed
- delayed lists if it wraps to 0. */
- xTickCount = xConstTickCount;
- 8015920: 4a4b ldr r2, [pc, #300] @ (8015a50 <xTaskIncrementTick+0x14c>)
- 8015922: 693b ldr r3, [r7, #16]
- 8015924: 6013 str r3, [r2, #0]
- if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
- 8015926: 693b ldr r3, [r7, #16]
- 8015928: 2b00 cmp r3, #0
- 801592a: d121 bne.n 8015970 <xTaskIncrementTick+0x6c>
- {
- taskSWITCH_DELAYED_LISTS();
- 801592c: 4b49 ldr r3, [pc, #292] @ (8015a54 <xTaskIncrementTick+0x150>)
- 801592e: 681b ldr r3, [r3, #0]
- 8015930: 681b ldr r3, [r3, #0]
- 8015932: 2b00 cmp r3, #0
- 8015934: d00b beq.n 801594e <xTaskIncrementTick+0x4a>
- __asm volatile
- 8015936: f04f 0350 mov.w r3, #80 @ 0x50
- 801593a: f383 8811 msr BASEPRI, r3
- 801593e: f3bf 8f6f isb sy
- 8015942: f3bf 8f4f dsb sy
- 8015946: 603b str r3, [r7, #0]
- }
- 8015948: bf00 nop
- 801594a: bf00 nop
- 801594c: e7fd b.n 801594a <xTaskIncrementTick+0x46>
- 801594e: 4b41 ldr r3, [pc, #260] @ (8015a54 <xTaskIncrementTick+0x150>)
- 8015950: 681b ldr r3, [r3, #0]
- 8015952: 60fb str r3, [r7, #12]
- 8015954: 4b40 ldr r3, [pc, #256] @ (8015a58 <xTaskIncrementTick+0x154>)
- 8015956: 681b ldr r3, [r3, #0]
- 8015958: 4a3e ldr r2, [pc, #248] @ (8015a54 <xTaskIncrementTick+0x150>)
- 801595a: 6013 str r3, [r2, #0]
- 801595c: 4a3e ldr r2, [pc, #248] @ (8015a58 <xTaskIncrementTick+0x154>)
- 801595e: 68fb ldr r3, [r7, #12]
- 8015960: 6013 str r3, [r2, #0]
- 8015962: 4b3e ldr r3, [pc, #248] @ (8015a5c <xTaskIncrementTick+0x158>)
- 8015964: 681b ldr r3, [r3, #0]
- 8015966: 3301 adds r3, #1
- 8015968: 4a3c ldr r2, [pc, #240] @ (8015a5c <xTaskIncrementTick+0x158>)
- 801596a: 6013 str r3, [r2, #0]
- 801596c: f000 fb18 bl 8015fa0 <prvResetNextTaskUnblockTime>
- /* See if this tick has made a timeout expire. Tasks are stored in
- the queue in the order of their wake time - meaning once one task
- has been found whose block time has not expired there is no need to
- look any further down the list. */
- if( xConstTickCount >= xNextTaskUnblockTime )
- 8015970: 4b3b ldr r3, [pc, #236] @ (8015a60 <xTaskIncrementTick+0x15c>)
- 8015972: 681b ldr r3, [r3, #0]
- 8015974: 693a ldr r2, [r7, #16]
- 8015976: 429a cmp r2, r3
- 8015978: d349 bcc.n 8015a0e <xTaskIncrementTick+0x10a>
- {
- for( ;; )
- {
- if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
- 801597a: 4b36 ldr r3, [pc, #216] @ (8015a54 <xTaskIncrementTick+0x150>)
- 801597c: 681b ldr r3, [r3, #0]
- 801597e: 681b ldr r3, [r3, #0]
- 8015980: 2b00 cmp r3, #0
- 8015982: d104 bne.n 801598e <xTaskIncrementTick+0x8a>
- /* The delayed list is empty. Set xNextTaskUnblockTime
- to the maximum possible value so it is extremely
- unlikely that the
- if( xTickCount >= xNextTaskUnblockTime ) test will pass
- next time through. */
- xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
- 8015984: 4b36 ldr r3, [pc, #216] @ (8015a60 <xTaskIncrementTick+0x15c>)
- 8015986: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
- 801598a: 601a str r2, [r3, #0]
- break;
- 801598c: e03f b.n 8015a0e <xTaskIncrementTick+0x10a>
- {
- /* The delayed list is not empty, get the value of the
- item at the head of the delayed list. This is the time
- at which the task at the head of the delayed list must
- be removed from the Blocked state. */
- pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 801598e: 4b31 ldr r3, [pc, #196] @ (8015a54 <xTaskIncrementTick+0x150>)
- 8015990: 681b ldr r3, [r3, #0]
- 8015992: 68db ldr r3, [r3, #12]
- 8015994: 68db ldr r3, [r3, #12]
- 8015996: 60bb str r3, [r7, #8]
- xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
- 8015998: 68bb ldr r3, [r7, #8]
- 801599a: 685b ldr r3, [r3, #4]
- 801599c: 607b str r3, [r7, #4]
- if( xConstTickCount < xItemValue )
- 801599e: 693a ldr r2, [r7, #16]
- 80159a0: 687b ldr r3, [r7, #4]
- 80159a2: 429a cmp r2, r3
- 80159a4: d203 bcs.n 80159ae <xTaskIncrementTick+0xaa>
- /* It is not time to unblock this item yet, but the
- item value is the time at which the task at the head
- of the blocked list must be removed from the Blocked
- state - so record the item value in
- xNextTaskUnblockTime. */
- xNextTaskUnblockTime = xItemValue;
- 80159a6: 4a2e ldr r2, [pc, #184] @ (8015a60 <xTaskIncrementTick+0x15c>)
- 80159a8: 687b ldr r3, [r7, #4]
- 80159aa: 6013 str r3, [r2, #0]
- break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
- 80159ac: e02f b.n 8015a0e <xTaskIncrementTick+0x10a>
- {
- mtCOVERAGE_TEST_MARKER();
- }
- /* It is time to remove the item from the Blocked state. */
- ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
- 80159ae: 68bb ldr r3, [r7, #8]
- 80159b0: 3304 adds r3, #4
- 80159b2: 4618 mov r0, r3
- 80159b4: f7fe fb06 bl 8013fc4 <uxListRemove>
- /* Is the task waiting on an event also? If so remove
- it from the event list. */
- if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
- 80159b8: 68bb ldr r3, [r7, #8]
- 80159ba: 6a9b ldr r3, [r3, #40] @ 0x28
- 80159bc: 2b00 cmp r3, #0
- 80159be: d004 beq.n 80159ca <xTaskIncrementTick+0xc6>
- {
- ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
- 80159c0: 68bb ldr r3, [r7, #8]
- 80159c2: 3318 adds r3, #24
- 80159c4: 4618 mov r0, r3
- 80159c6: f7fe fafd bl 8013fc4 <uxListRemove>
- mtCOVERAGE_TEST_MARKER();
- }
- /* Place the unblocked task into the appropriate ready
- list. */
- prvAddTaskToReadyList( pxTCB );
- 80159ca: 68bb ldr r3, [r7, #8]
- 80159cc: 6ada ldr r2, [r3, #44] @ 0x2c
- 80159ce: 4b25 ldr r3, [pc, #148] @ (8015a64 <xTaskIncrementTick+0x160>)
- 80159d0: 681b ldr r3, [r3, #0]
- 80159d2: 429a cmp r2, r3
- 80159d4: d903 bls.n 80159de <xTaskIncrementTick+0xda>
- 80159d6: 68bb ldr r3, [r7, #8]
- 80159d8: 6adb ldr r3, [r3, #44] @ 0x2c
- 80159da: 4a22 ldr r2, [pc, #136] @ (8015a64 <xTaskIncrementTick+0x160>)
- 80159dc: 6013 str r3, [r2, #0]
- 80159de: 68bb ldr r3, [r7, #8]
- 80159e0: 6ada ldr r2, [r3, #44] @ 0x2c
- 80159e2: 4613 mov r3, r2
- 80159e4: 009b lsls r3, r3, #2
- 80159e6: 4413 add r3, r2
- 80159e8: 009b lsls r3, r3, #2
- 80159ea: 4a1f ldr r2, [pc, #124] @ (8015a68 <xTaskIncrementTick+0x164>)
- 80159ec: 441a add r2, r3
- 80159ee: 68bb ldr r3, [r7, #8]
- 80159f0: 3304 adds r3, #4
- 80159f2: 4619 mov r1, r3
- 80159f4: 4610 mov r0, r2
- 80159f6: f7fe fa88 bl 8013f0a <vListInsertEnd>
- {
- /* Preemption is on, but a context switch should
- only be performed if the unblocked task has a
- priority that is equal to or higher than the
- currently executing task. */
- if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
- 80159fa: 68bb ldr r3, [r7, #8]
- 80159fc: 6ada ldr r2, [r3, #44] @ 0x2c
- 80159fe: 4b1b ldr r3, [pc, #108] @ (8015a6c <xTaskIncrementTick+0x168>)
- 8015a00: 681b ldr r3, [r3, #0]
- 8015a02: 6adb ldr r3, [r3, #44] @ 0x2c
- 8015a04: 429a cmp r2, r3
- 8015a06: d3b8 bcc.n 801597a <xTaskIncrementTick+0x76>
- {
- xSwitchRequired = pdTRUE;
- 8015a08: 2301 movs r3, #1
- 8015a0a: 617b str r3, [r7, #20]
- if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
- 8015a0c: e7b5 b.n 801597a <xTaskIncrementTick+0x76>
- /* Tasks of equal priority to the currently running task will share
- processing time (time slice) if preemption is on, and the application
- writer has not explicitly turned time slicing off. */
- #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
- {
- if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
- 8015a0e: 4b17 ldr r3, [pc, #92] @ (8015a6c <xTaskIncrementTick+0x168>)
- 8015a10: 681b ldr r3, [r3, #0]
- 8015a12: 6ada ldr r2, [r3, #44] @ 0x2c
- 8015a14: 4914 ldr r1, [pc, #80] @ (8015a68 <xTaskIncrementTick+0x164>)
- 8015a16: 4613 mov r3, r2
- 8015a18: 009b lsls r3, r3, #2
- 8015a1a: 4413 add r3, r2
- 8015a1c: 009b lsls r3, r3, #2
- 8015a1e: 440b add r3, r1
- 8015a20: 681b ldr r3, [r3, #0]
- 8015a22: 2b01 cmp r3, #1
- 8015a24: d901 bls.n 8015a2a <xTaskIncrementTick+0x126>
- {
- xSwitchRequired = pdTRUE;
- 8015a26: 2301 movs r3, #1
- 8015a28: 617b str r3, [r7, #20]
- }
- #endif /* configUSE_TICK_HOOK */
- #if ( configUSE_PREEMPTION == 1 )
- {
- if( xYieldPending != pdFALSE )
- 8015a2a: 4b11 ldr r3, [pc, #68] @ (8015a70 <xTaskIncrementTick+0x16c>)
- 8015a2c: 681b ldr r3, [r3, #0]
- 8015a2e: 2b00 cmp r3, #0
- 8015a30: d007 beq.n 8015a42 <xTaskIncrementTick+0x13e>
- {
- xSwitchRequired = pdTRUE;
- 8015a32: 2301 movs r3, #1
- 8015a34: 617b str r3, [r7, #20]
- 8015a36: e004 b.n 8015a42 <xTaskIncrementTick+0x13e>
- }
- #endif /* configUSE_PREEMPTION */
- }
- else
- {
- ++xPendedTicks;
- 8015a38: 4b0e ldr r3, [pc, #56] @ (8015a74 <xTaskIncrementTick+0x170>)
- 8015a3a: 681b ldr r3, [r3, #0]
- 8015a3c: 3301 adds r3, #1
- 8015a3e: 4a0d ldr r2, [pc, #52] @ (8015a74 <xTaskIncrementTick+0x170>)
- 8015a40: 6013 str r3, [r2, #0]
- vApplicationTickHook();
- }
- #endif
- }
- return xSwitchRequired;
- 8015a42: 697b ldr r3, [r7, #20]
- }
- 8015a44: 4618 mov r0, r3
- 8015a46: 3718 adds r7, #24
- 8015a48: 46bd mov sp, r7
- 8015a4a: bd80 pop {r7, pc}
- 8015a4c: 24002b3c .word 0x24002b3c
- 8015a50: 24002b18 .word 0x24002b18
- 8015a54: 24002acc .word 0x24002acc
- 8015a58: 24002ad0 .word 0x24002ad0
- 8015a5c: 24002b2c .word 0x24002b2c
- 8015a60: 24002b34 .word 0x24002b34
- 8015a64: 24002b1c .word 0x24002b1c
- 8015a68: 24002644 .word 0x24002644
- 8015a6c: 24002640 .word 0x24002640
- 8015a70: 24002b28 .word 0x24002b28
- 8015a74: 24002b24 .word 0x24002b24
- 08015a78 <vTaskSwitchContext>:
- #endif /* configUSE_APPLICATION_TASK_TAG */
- /*-----------------------------------------------------------*/
- void vTaskSwitchContext( void )
- {
- 8015a78: b580 push {r7, lr}
- 8015a7a: b084 sub sp, #16
- 8015a7c: af00 add r7, sp, #0
- if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
- 8015a7e: 4b32 ldr r3, [pc, #200] @ (8015b48 <vTaskSwitchContext+0xd0>)
- 8015a80: 681b ldr r3, [r3, #0]
- 8015a82: 2b00 cmp r3, #0
- 8015a84: d003 beq.n 8015a8e <vTaskSwitchContext+0x16>
- {
- /* The scheduler is currently suspended - do not allow a context
- switch. */
- xYieldPending = pdTRUE;
- 8015a86: 4b31 ldr r3, [pc, #196] @ (8015b4c <vTaskSwitchContext+0xd4>)
- 8015a88: 2201 movs r2, #1
- 8015a8a: 601a str r2, [r3, #0]
- for additional information. */
- _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
- }
- #endif /* configUSE_NEWLIB_REENTRANT */
- }
- }
- 8015a8c: e058 b.n 8015b40 <vTaskSwitchContext+0xc8>
- xYieldPending = pdFALSE;
- 8015a8e: 4b2f ldr r3, [pc, #188] @ (8015b4c <vTaskSwitchContext+0xd4>)
- 8015a90: 2200 movs r2, #0
- 8015a92: 601a str r2, [r3, #0]
- taskCHECK_FOR_STACK_OVERFLOW();
- 8015a94: 4b2e ldr r3, [pc, #184] @ (8015b50 <vTaskSwitchContext+0xd8>)
- 8015a96: 681b ldr r3, [r3, #0]
- 8015a98: 681a ldr r2, [r3, #0]
- 8015a9a: 4b2d ldr r3, [pc, #180] @ (8015b50 <vTaskSwitchContext+0xd8>)
- 8015a9c: 681b ldr r3, [r3, #0]
- 8015a9e: 6b1b ldr r3, [r3, #48] @ 0x30
- 8015aa0: 429a cmp r2, r3
- 8015aa2: d808 bhi.n 8015ab6 <vTaskSwitchContext+0x3e>
- 8015aa4: 4b2a ldr r3, [pc, #168] @ (8015b50 <vTaskSwitchContext+0xd8>)
- 8015aa6: 681a ldr r2, [r3, #0]
- 8015aa8: 4b29 ldr r3, [pc, #164] @ (8015b50 <vTaskSwitchContext+0xd8>)
- 8015aaa: 681b ldr r3, [r3, #0]
- 8015aac: 3334 adds r3, #52 @ 0x34
- 8015aae: 4619 mov r1, r3
- 8015ab0: 4610 mov r0, r2
- 8015ab2: f7ea fddd bl 8000670 <vApplicationStackOverflowHook>
- taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 8015ab6: 4b27 ldr r3, [pc, #156] @ (8015b54 <vTaskSwitchContext+0xdc>)
- 8015ab8: 681b ldr r3, [r3, #0]
- 8015aba: 60fb str r3, [r7, #12]
- 8015abc: e011 b.n 8015ae2 <vTaskSwitchContext+0x6a>
- 8015abe: 68fb ldr r3, [r7, #12]
- 8015ac0: 2b00 cmp r3, #0
- 8015ac2: d10b bne.n 8015adc <vTaskSwitchContext+0x64>
- __asm volatile
- 8015ac4: f04f 0350 mov.w r3, #80 @ 0x50
- 8015ac8: f383 8811 msr BASEPRI, r3
- 8015acc: f3bf 8f6f isb sy
- 8015ad0: f3bf 8f4f dsb sy
- 8015ad4: 607b str r3, [r7, #4]
- }
- 8015ad6: bf00 nop
- 8015ad8: bf00 nop
- 8015ada: e7fd b.n 8015ad8 <vTaskSwitchContext+0x60>
- 8015adc: 68fb ldr r3, [r7, #12]
- 8015ade: 3b01 subs r3, #1
- 8015ae0: 60fb str r3, [r7, #12]
- 8015ae2: 491d ldr r1, [pc, #116] @ (8015b58 <vTaskSwitchContext+0xe0>)
- 8015ae4: 68fa ldr r2, [r7, #12]
- 8015ae6: 4613 mov r3, r2
- 8015ae8: 009b lsls r3, r3, #2
- 8015aea: 4413 add r3, r2
- 8015aec: 009b lsls r3, r3, #2
- 8015aee: 440b add r3, r1
- 8015af0: 681b ldr r3, [r3, #0]
- 8015af2: 2b00 cmp r3, #0
- 8015af4: d0e3 beq.n 8015abe <vTaskSwitchContext+0x46>
- 8015af6: 68fa ldr r2, [r7, #12]
- 8015af8: 4613 mov r3, r2
- 8015afa: 009b lsls r3, r3, #2
- 8015afc: 4413 add r3, r2
- 8015afe: 009b lsls r3, r3, #2
- 8015b00: 4a15 ldr r2, [pc, #84] @ (8015b58 <vTaskSwitchContext+0xe0>)
- 8015b02: 4413 add r3, r2
- 8015b04: 60bb str r3, [r7, #8]
- 8015b06: 68bb ldr r3, [r7, #8]
- 8015b08: 685b ldr r3, [r3, #4]
- 8015b0a: 685a ldr r2, [r3, #4]
- 8015b0c: 68bb ldr r3, [r7, #8]
- 8015b0e: 605a str r2, [r3, #4]
- 8015b10: 68bb ldr r3, [r7, #8]
- 8015b12: 685a ldr r2, [r3, #4]
- 8015b14: 68bb ldr r3, [r7, #8]
- 8015b16: 3308 adds r3, #8
- 8015b18: 429a cmp r2, r3
- 8015b1a: d104 bne.n 8015b26 <vTaskSwitchContext+0xae>
- 8015b1c: 68bb ldr r3, [r7, #8]
- 8015b1e: 685b ldr r3, [r3, #4]
- 8015b20: 685a ldr r2, [r3, #4]
- 8015b22: 68bb ldr r3, [r7, #8]
- 8015b24: 605a str r2, [r3, #4]
- 8015b26: 68bb ldr r3, [r7, #8]
- 8015b28: 685b ldr r3, [r3, #4]
- 8015b2a: 68db ldr r3, [r3, #12]
- 8015b2c: 4a08 ldr r2, [pc, #32] @ (8015b50 <vTaskSwitchContext+0xd8>)
- 8015b2e: 6013 str r3, [r2, #0]
- 8015b30: 4a08 ldr r2, [pc, #32] @ (8015b54 <vTaskSwitchContext+0xdc>)
- 8015b32: 68fb ldr r3, [r7, #12]
- 8015b34: 6013 str r3, [r2, #0]
- _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
- 8015b36: 4b06 ldr r3, [pc, #24] @ (8015b50 <vTaskSwitchContext+0xd8>)
- 8015b38: 681b ldr r3, [r3, #0]
- 8015b3a: 3354 adds r3, #84 @ 0x54
- 8015b3c: 4a07 ldr r2, [pc, #28] @ (8015b5c <vTaskSwitchContext+0xe4>)
- 8015b3e: 6013 str r3, [r2, #0]
- }
- 8015b40: bf00 nop
- 8015b42: 3710 adds r7, #16
- 8015b44: 46bd mov sp, r7
- 8015b46: bd80 pop {r7, pc}
- 8015b48: 24002b3c .word 0x24002b3c
- 8015b4c: 24002b28 .word 0x24002b28
- 8015b50: 24002640 .word 0x24002640
- 8015b54: 24002b1c .word 0x24002b1c
- 8015b58: 24002644 .word 0x24002644
- 8015b5c: 24000054 .word 0x24000054
- 08015b60 <vTaskPlaceOnEventList>:
- /*-----------------------------------------------------------*/
- void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
- {
- 8015b60: b580 push {r7, lr}
- 8015b62: b084 sub sp, #16
- 8015b64: af00 add r7, sp, #0
- 8015b66: 6078 str r0, [r7, #4]
- 8015b68: 6039 str r1, [r7, #0]
- configASSERT( pxEventList );
- 8015b6a: 687b ldr r3, [r7, #4]
- 8015b6c: 2b00 cmp r3, #0
- 8015b6e: d10b bne.n 8015b88 <vTaskPlaceOnEventList+0x28>
- __asm volatile
- 8015b70: f04f 0350 mov.w r3, #80 @ 0x50
- 8015b74: f383 8811 msr BASEPRI, r3
- 8015b78: f3bf 8f6f isb sy
- 8015b7c: f3bf 8f4f dsb sy
- 8015b80: 60fb str r3, [r7, #12]
- }
- 8015b82: bf00 nop
- 8015b84: bf00 nop
- 8015b86: e7fd b.n 8015b84 <vTaskPlaceOnEventList+0x24>
- /* Place the event list item of the TCB in the appropriate event list.
- This is placed in the list in priority order so the highest priority task
- is the first to be woken by the event. The queue that contains the event
- list is locked, preventing simultaneous access from interrupts. */
- vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
- 8015b88: 4b07 ldr r3, [pc, #28] @ (8015ba8 <vTaskPlaceOnEventList+0x48>)
- 8015b8a: 681b ldr r3, [r3, #0]
- 8015b8c: 3318 adds r3, #24
- 8015b8e: 4619 mov r1, r3
- 8015b90: 6878 ldr r0, [r7, #4]
- 8015b92: f7fe f9de bl 8013f52 <vListInsert>
- prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
- 8015b96: 2101 movs r1, #1
- 8015b98: 6838 ldr r0, [r7, #0]
- 8015b9a: f000 fded bl 8016778 <prvAddCurrentTaskToDelayedList>
- }
- 8015b9e: bf00 nop
- 8015ba0: 3710 adds r7, #16
- 8015ba2: 46bd mov sp, r7
- 8015ba4: bd80 pop {r7, pc}
- 8015ba6: bf00 nop
- 8015ba8: 24002640 .word 0x24002640
- 08015bac <vTaskPlaceOnEventListRestricted>:
- /*-----------------------------------------------------------*/
- #if( configUSE_TIMERS == 1 )
- void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
- {
- 8015bac: b580 push {r7, lr}
- 8015bae: b086 sub sp, #24
- 8015bb0: af00 add r7, sp, #0
- 8015bb2: 60f8 str r0, [r7, #12]
- 8015bb4: 60b9 str r1, [r7, #8]
- 8015bb6: 607a str r2, [r7, #4]
- configASSERT( pxEventList );
- 8015bb8: 68fb ldr r3, [r7, #12]
- 8015bba: 2b00 cmp r3, #0
- 8015bbc: d10b bne.n 8015bd6 <vTaskPlaceOnEventListRestricted+0x2a>
- __asm volatile
- 8015bbe: f04f 0350 mov.w r3, #80 @ 0x50
- 8015bc2: f383 8811 msr BASEPRI, r3
- 8015bc6: f3bf 8f6f isb sy
- 8015bca: f3bf 8f4f dsb sy
- 8015bce: 617b str r3, [r7, #20]
- }
- 8015bd0: bf00 nop
- 8015bd2: bf00 nop
- 8015bd4: e7fd b.n 8015bd2 <vTaskPlaceOnEventListRestricted+0x26>
- /* Place the event list item of the TCB in the appropriate event list.
- In this case it is assume that this is the only task that is going to
- be waiting on this event list, so the faster vListInsertEnd() function
- can be used in place of vListInsert. */
- vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
- 8015bd6: 4b0a ldr r3, [pc, #40] @ (8015c00 <vTaskPlaceOnEventListRestricted+0x54>)
- 8015bd8: 681b ldr r3, [r3, #0]
- 8015bda: 3318 adds r3, #24
- 8015bdc: 4619 mov r1, r3
- 8015bde: 68f8 ldr r0, [r7, #12]
- 8015be0: f7fe f993 bl 8013f0a <vListInsertEnd>
- /* If the task should block indefinitely then set the block time to a
- value that will be recognised as an indefinite delay inside the
- prvAddCurrentTaskToDelayedList() function. */
- if( xWaitIndefinitely != pdFALSE )
- 8015be4: 687b ldr r3, [r7, #4]
- 8015be6: 2b00 cmp r3, #0
- 8015be8: d002 beq.n 8015bf0 <vTaskPlaceOnEventListRestricted+0x44>
- {
- xTicksToWait = portMAX_DELAY;
- 8015bea: f04f 33ff mov.w r3, #4294967295 @ 0xffffffff
- 8015bee: 60bb str r3, [r7, #8]
- }
- traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
- prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
- 8015bf0: 6879 ldr r1, [r7, #4]
- 8015bf2: 68b8 ldr r0, [r7, #8]
- 8015bf4: f000 fdc0 bl 8016778 <prvAddCurrentTaskToDelayedList>
- }
- 8015bf8: bf00 nop
- 8015bfa: 3718 adds r7, #24
- 8015bfc: 46bd mov sp, r7
- 8015bfe: bd80 pop {r7, pc}
- 8015c00: 24002640 .word 0x24002640
- 08015c04 <xTaskRemoveFromEventList>:
- #endif /* configUSE_TIMERS */
- /*-----------------------------------------------------------*/
- BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
- {
- 8015c04: b580 push {r7, lr}
- 8015c06: b086 sub sp, #24
- 8015c08: af00 add r7, sp, #0
- 8015c0a: 6078 str r0, [r7, #4]
- get called - the lock count on the queue will get modified instead. This
- means exclusive access to the event list is guaranteed here.
- This function assumes that a check has already been made to ensure that
- pxEventList is not empty. */
- pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 8015c0c: 687b ldr r3, [r7, #4]
- 8015c0e: 68db ldr r3, [r3, #12]
- 8015c10: 68db ldr r3, [r3, #12]
- 8015c12: 613b str r3, [r7, #16]
- configASSERT( pxUnblockedTCB );
- 8015c14: 693b ldr r3, [r7, #16]
- 8015c16: 2b00 cmp r3, #0
- 8015c18: d10b bne.n 8015c32 <xTaskRemoveFromEventList+0x2e>
- __asm volatile
- 8015c1a: f04f 0350 mov.w r3, #80 @ 0x50
- 8015c1e: f383 8811 msr BASEPRI, r3
- 8015c22: f3bf 8f6f isb sy
- 8015c26: f3bf 8f4f dsb sy
- 8015c2a: 60fb str r3, [r7, #12]
- }
- 8015c2c: bf00 nop
- 8015c2e: bf00 nop
- 8015c30: e7fd b.n 8015c2e <xTaskRemoveFromEventList+0x2a>
- ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
- 8015c32: 693b ldr r3, [r7, #16]
- 8015c34: 3318 adds r3, #24
- 8015c36: 4618 mov r0, r3
- 8015c38: f7fe f9c4 bl 8013fc4 <uxListRemove>
- if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
- 8015c3c: 4b1d ldr r3, [pc, #116] @ (8015cb4 <xTaskRemoveFromEventList+0xb0>)
- 8015c3e: 681b ldr r3, [r3, #0]
- 8015c40: 2b00 cmp r3, #0
- 8015c42: d11d bne.n 8015c80 <xTaskRemoveFromEventList+0x7c>
- {
- ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
- 8015c44: 693b ldr r3, [r7, #16]
- 8015c46: 3304 adds r3, #4
- 8015c48: 4618 mov r0, r3
- 8015c4a: f7fe f9bb bl 8013fc4 <uxListRemove>
- prvAddTaskToReadyList( pxUnblockedTCB );
- 8015c4e: 693b ldr r3, [r7, #16]
- 8015c50: 6ada ldr r2, [r3, #44] @ 0x2c
- 8015c52: 4b19 ldr r3, [pc, #100] @ (8015cb8 <xTaskRemoveFromEventList+0xb4>)
- 8015c54: 681b ldr r3, [r3, #0]
- 8015c56: 429a cmp r2, r3
- 8015c58: d903 bls.n 8015c62 <xTaskRemoveFromEventList+0x5e>
- 8015c5a: 693b ldr r3, [r7, #16]
- 8015c5c: 6adb ldr r3, [r3, #44] @ 0x2c
- 8015c5e: 4a16 ldr r2, [pc, #88] @ (8015cb8 <xTaskRemoveFromEventList+0xb4>)
- 8015c60: 6013 str r3, [r2, #0]
- 8015c62: 693b ldr r3, [r7, #16]
- 8015c64: 6ada ldr r2, [r3, #44] @ 0x2c
- 8015c66: 4613 mov r3, r2
- 8015c68: 009b lsls r3, r3, #2
- 8015c6a: 4413 add r3, r2
- 8015c6c: 009b lsls r3, r3, #2
- 8015c6e: 4a13 ldr r2, [pc, #76] @ (8015cbc <xTaskRemoveFromEventList+0xb8>)
- 8015c70: 441a add r2, r3
- 8015c72: 693b ldr r3, [r7, #16]
- 8015c74: 3304 adds r3, #4
- 8015c76: 4619 mov r1, r3
- 8015c78: 4610 mov r0, r2
- 8015c7a: f7fe f946 bl 8013f0a <vListInsertEnd>
- 8015c7e: e005 b.n 8015c8c <xTaskRemoveFromEventList+0x88>
- }
- else
- {
- /* The delayed and ready lists cannot be accessed, so hold this task
- pending until the scheduler is resumed. */
- vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
- 8015c80: 693b ldr r3, [r7, #16]
- 8015c82: 3318 adds r3, #24
- 8015c84: 4619 mov r1, r3
- 8015c86: 480e ldr r0, [pc, #56] @ (8015cc0 <xTaskRemoveFromEventList+0xbc>)
- 8015c88: f7fe f93f bl 8013f0a <vListInsertEnd>
- }
- if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
- 8015c8c: 693b ldr r3, [r7, #16]
- 8015c8e: 6ada ldr r2, [r3, #44] @ 0x2c
- 8015c90: 4b0c ldr r3, [pc, #48] @ (8015cc4 <xTaskRemoveFromEventList+0xc0>)
- 8015c92: 681b ldr r3, [r3, #0]
- 8015c94: 6adb ldr r3, [r3, #44] @ 0x2c
- 8015c96: 429a cmp r2, r3
- 8015c98: d905 bls.n 8015ca6 <xTaskRemoveFromEventList+0xa2>
- {
- /* Return true if the task removed from the event list has a higher
- priority than the calling task. This allows the calling task to know if
- it should force a context switch now. */
- xReturn = pdTRUE;
- 8015c9a: 2301 movs r3, #1
- 8015c9c: 617b str r3, [r7, #20]
- /* Mark that a yield is pending in case the user is not using the
- "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
- xYieldPending = pdTRUE;
- 8015c9e: 4b0a ldr r3, [pc, #40] @ (8015cc8 <xTaskRemoveFromEventList+0xc4>)
- 8015ca0: 2201 movs r2, #1
- 8015ca2: 601a str r2, [r3, #0]
- 8015ca4: e001 b.n 8015caa <xTaskRemoveFromEventList+0xa6>
- }
- else
- {
- xReturn = pdFALSE;
- 8015ca6: 2300 movs r3, #0
- 8015ca8: 617b str r3, [r7, #20]
- }
- return xReturn;
- 8015caa: 697b ldr r3, [r7, #20]
- }
- 8015cac: 4618 mov r0, r3
- 8015cae: 3718 adds r7, #24
- 8015cb0: 46bd mov sp, r7
- 8015cb2: bd80 pop {r7, pc}
- 8015cb4: 24002b3c .word 0x24002b3c
- 8015cb8: 24002b1c .word 0x24002b1c
- 8015cbc: 24002644 .word 0x24002644
- 8015cc0: 24002ad4 .word 0x24002ad4
- 8015cc4: 24002640 .word 0x24002640
- 8015cc8: 24002b28 .word 0x24002b28
- 08015ccc <vTaskSetTimeOutState>:
- }
- }
- /*-----------------------------------------------------------*/
- void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
- {
- 8015ccc: b580 push {r7, lr}
- 8015cce: b084 sub sp, #16
- 8015cd0: af00 add r7, sp, #0
- 8015cd2: 6078 str r0, [r7, #4]
- configASSERT( pxTimeOut );
- 8015cd4: 687b ldr r3, [r7, #4]
- 8015cd6: 2b00 cmp r3, #0
- 8015cd8: d10b bne.n 8015cf2 <vTaskSetTimeOutState+0x26>
- __asm volatile
- 8015cda: f04f 0350 mov.w r3, #80 @ 0x50
- 8015cde: f383 8811 msr BASEPRI, r3
- 8015ce2: f3bf 8f6f isb sy
- 8015ce6: f3bf 8f4f dsb sy
- 8015cea: 60fb str r3, [r7, #12]
- }
- 8015cec: bf00 nop
- 8015cee: bf00 nop
- 8015cf0: e7fd b.n 8015cee <vTaskSetTimeOutState+0x22>
- taskENTER_CRITICAL();
- 8015cf2: f001 fb09 bl 8017308 <vPortEnterCritical>
- {
- pxTimeOut->xOverflowCount = xNumOfOverflows;
- 8015cf6: 4b07 ldr r3, [pc, #28] @ (8015d14 <vTaskSetTimeOutState+0x48>)
- 8015cf8: 681a ldr r2, [r3, #0]
- 8015cfa: 687b ldr r3, [r7, #4]
- 8015cfc: 601a str r2, [r3, #0]
- pxTimeOut->xTimeOnEntering = xTickCount;
- 8015cfe: 4b06 ldr r3, [pc, #24] @ (8015d18 <vTaskSetTimeOutState+0x4c>)
- 8015d00: 681a ldr r2, [r3, #0]
- 8015d02: 687b ldr r3, [r7, #4]
- 8015d04: 605a str r2, [r3, #4]
- }
- taskEXIT_CRITICAL();
- 8015d06: f001 fb31 bl 801736c <vPortExitCritical>
- }
- 8015d0a: bf00 nop
- 8015d0c: 3710 adds r7, #16
- 8015d0e: 46bd mov sp, r7
- 8015d10: bd80 pop {r7, pc}
- 8015d12: bf00 nop
- 8015d14: 24002b2c .word 0x24002b2c
- 8015d18: 24002b18 .word 0x24002b18
- 08015d1c <vTaskInternalSetTimeOutState>:
- /*-----------------------------------------------------------*/
- void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
- {
- 8015d1c: b480 push {r7}
- 8015d1e: b083 sub sp, #12
- 8015d20: af00 add r7, sp, #0
- 8015d22: 6078 str r0, [r7, #4]
- /* For internal use only as it does not use a critical section. */
- pxTimeOut->xOverflowCount = xNumOfOverflows;
- 8015d24: 4b06 ldr r3, [pc, #24] @ (8015d40 <vTaskInternalSetTimeOutState+0x24>)
- 8015d26: 681a ldr r2, [r3, #0]
- 8015d28: 687b ldr r3, [r7, #4]
- 8015d2a: 601a str r2, [r3, #0]
- pxTimeOut->xTimeOnEntering = xTickCount;
- 8015d2c: 4b05 ldr r3, [pc, #20] @ (8015d44 <vTaskInternalSetTimeOutState+0x28>)
- 8015d2e: 681a ldr r2, [r3, #0]
- 8015d30: 687b ldr r3, [r7, #4]
- 8015d32: 605a str r2, [r3, #4]
- }
- 8015d34: bf00 nop
- 8015d36: 370c adds r7, #12
- 8015d38: 46bd mov sp, r7
- 8015d3a: f85d 7b04 ldr.w r7, [sp], #4
- 8015d3e: 4770 bx lr
- 8015d40: 24002b2c .word 0x24002b2c
- 8015d44: 24002b18 .word 0x24002b18
- 08015d48 <xTaskCheckForTimeOut>:
- /*-----------------------------------------------------------*/
- BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
- {
- 8015d48: b580 push {r7, lr}
- 8015d4a: b088 sub sp, #32
- 8015d4c: af00 add r7, sp, #0
- 8015d4e: 6078 str r0, [r7, #4]
- 8015d50: 6039 str r1, [r7, #0]
- BaseType_t xReturn;
- configASSERT( pxTimeOut );
- 8015d52: 687b ldr r3, [r7, #4]
- 8015d54: 2b00 cmp r3, #0
- 8015d56: d10b bne.n 8015d70 <xTaskCheckForTimeOut+0x28>
- __asm volatile
- 8015d58: f04f 0350 mov.w r3, #80 @ 0x50
- 8015d5c: f383 8811 msr BASEPRI, r3
- 8015d60: f3bf 8f6f isb sy
- 8015d64: f3bf 8f4f dsb sy
- 8015d68: 613b str r3, [r7, #16]
- }
- 8015d6a: bf00 nop
- 8015d6c: bf00 nop
- 8015d6e: e7fd b.n 8015d6c <xTaskCheckForTimeOut+0x24>
- configASSERT( pxTicksToWait );
- 8015d70: 683b ldr r3, [r7, #0]
- 8015d72: 2b00 cmp r3, #0
- 8015d74: d10b bne.n 8015d8e <xTaskCheckForTimeOut+0x46>
- __asm volatile
- 8015d76: f04f 0350 mov.w r3, #80 @ 0x50
- 8015d7a: f383 8811 msr BASEPRI, r3
- 8015d7e: f3bf 8f6f isb sy
- 8015d82: f3bf 8f4f dsb sy
- 8015d86: 60fb str r3, [r7, #12]
- }
- 8015d88: bf00 nop
- 8015d8a: bf00 nop
- 8015d8c: e7fd b.n 8015d8a <xTaskCheckForTimeOut+0x42>
- taskENTER_CRITICAL();
- 8015d8e: f001 fabb bl 8017308 <vPortEnterCritical>
- {
- /* Minor optimisation. The tick count cannot change in this block. */
- const TickType_t xConstTickCount = xTickCount;
- 8015d92: 4b1d ldr r3, [pc, #116] @ (8015e08 <xTaskCheckForTimeOut+0xc0>)
- 8015d94: 681b ldr r3, [r3, #0]
- 8015d96: 61bb str r3, [r7, #24]
- const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
- 8015d98: 687b ldr r3, [r7, #4]
- 8015d9a: 685b ldr r3, [r3, #4]
- 8015d9c: 69ba ldr r2, [r7, #24]
- 8015d9e: 1ad3 subs r3, r2, r3
- 8015da0: 617b str r3, [r7, #20]
- }
- else
- #endif
- #if ( INCLUDE_vTaskSuspend == 1 )
- if( *pxTicksToWait == portMAX_DELAY )
- 8015da2: 683b ldr r3, [r7, #0]
- 8015da4: 681b ldr r3, [r3, #0]
- 8015da6: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8015daa: d102 bne.n 8015db2 <xTaskCheckForTimeOut+0x6a>
- {
- /* If INCLUDE_vTaskSuspend is set to 1 and the block time
- specified is the maximum block time then the task should block
- indefinitely, and therefore never time out. */
- xReturn = pdFALSE;
- 8015dac: 2300 movs r3, #0
- 8015dae: 61fb str r3, [r7, #28]
- 8015db0: e023 b.n 8015dfa <xTaskCheckForTimeOut+0xb2>
- }
- else
- #endif
- if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
- 8015db2: 687b ldr r3, [r7, #4]
- 8015db4: 681a ldr r2, [r3, #0]
- 8015db6: 4b15 ldr r3, [pc, #84] @ (8015e0c <xTaskCheckForTimeOut+0xc4>)
- 8015db8: 681b ldr r3, [r3, #0]
- 8015dba: 429a cmp r2, r3
- 8015dbc: d007 beq.n 8015dce <xTaskCheckForTimeOut+0x86>
- 8015dbe: 687b ldr r3, [r7, #4]
- 8015dc0: 685b ldr r3, [r3, #4]
- 8015dc2: 69ba ldr r2, [r7, #24]
- 8015dc4: 429a cmp r2, r3
- 8015dc6: d302 bcc.n 8015dce <xTaskCheckForTimeOut+0x86>
- /* The tick count is greater than the time at which
- vTaskSetTimeout() was called, but has also overflowed since
- vTaskSetTimeOut() was called. It must have wrapped all the way
- around and gone past again. This passed since vTaskSetTimeout()
- was called. */
- xReturn = pdTRUE;
- 8015dc8: 2301 movs r3, #1
- 8015dca: 61fb str r3, [r7, #28]
- 8015dcc: e015 b.n 8015dfa <xTaskCheckForTimeOut+0xb2>
- }
- else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
- 8015dce: 683b ldr r3, [r7, #0]
- 8015dd0: 681b ldr r3, [r3, #0]
- 8015dd2: 697a ldr r2, [r7, #20]
- 8015dd4: 429a cmp r2, r3
- 8015dd6: d20b bcs.n 8015df0 <xTaskCheckForTimeOut+0xa8>
- {
- /* Not a genuine timeout. Adjust parameters for time remaining. */
- *pxTicksToWait -= xElapsedTime;
- 8015dd8: 683b ldr r3, [r7, #0]
- 8015dda: 681a ldr r2, [r3, #0]
- 8015ddc: 697b ldr r3, [r7, #20]
- 8015dde: 1ad2 subs r2, r2, r3
- 8015de0: 683b ldr r3, [r7, #0]
- 8015de2: 601a str r2, [r3, #0]
- vTaskInternalSetTimeOutState( pxTimeOut );
- 8015de4: 6878 ldr r0, [r7, #4]
- 8015de6: f7ff ff99 bl 8015d1c <vTaskInternalSetTimeOutState>
- xReturn = pdFALSE;
- 8015dea: 2300 movs r3, #0
- 8015dec: 61fb str r3, [r7, #28]
- 8015dee: e004 b.n 8015dfa <xTaskCheckForTimeOut+0xb2>
- }
- else
- {
- *pxTicksToWait = 0;
- 8015df0: 683b ldr r3, [r7, #0]
- 8015df2: 2200 movs r2, #0
- 8015df4: 601a str r2, [r3, #0]
- xReturn = pdTRUE;
- 8015df6: 2301 movs r3, #1
- 8015df8: 61fb str r3, [r7, #28]
- }
- }
- taskEXIT_CRITICAL();
- 8015dfa: f001 fab7 bl 801736c <vPortExitCritical>
- return xReturn;
- 8015dfe: 69fb ldr r3, [r7, #28]
- }
- 8015e00: 4618 mov r0, r3
- 8015e02: 3720 adds r7, #32
- 8015e04: 46bd mov sp, r7
- 8015e06: bd80 pop {r7, pc}
- 8015e08: 24002b18 .word 0x24002b18
- 8015e0c: 24002b2c .word 0x24002b2c
- 08015e10 <vTaskMissedYield>:
- /*-----------------------------------------------------------*/
- void vTaskMissedYield( void )
- {
- 8015e10: b480 push {r7}
- 8015e12: af00 add r7, sp, #0
- xYieldPending = pdTRUE;
- 8015e14: 4b03 ldr r3, [pc, #12] @ (8015e24 <vTaskMissedYield+0x14>)
- 8015e16: 2201 movs r2, #1
- 8015e18: 601a str r2, [r3, #0]
- }
- 8015e1a: bf00 nop
- 8015e1c: 46bd mov sp, r7
- 8015e1e: f85d 7b04 ldr.w r7, [sp], #4
- 8015e22: 4770 bx lr
- 8015e24: 24002b28 .word 0x24002b28
- 08015e28 <prvIdleTask>:
- *
- * void prvIdleTask( void *pvParameters );
- *
- */
- static portTASK_FUNCTION( prvIdleTask, pvParameters )
- {
- 8015e28: b580 push {r7, lr}
- 8015e2a: b082 sub sp, #8
- 8015e2c: af00 add r7, sp, #0
- 8015e2e: 6078 str r0, [r7, #4]
- for( ;; )
- {
- /* See if any tasks have deleted themselves - if so then the idle task
- is responsible for freeing the deleted task's TCB and stack. */
- prvCheckTasksWaitingTermination();
- 8015e30: f000 f852 bl 8015ed8 <prvCheckTasksWaitingTermination>
- A critical region is not required here as we are just reading from
- the list, and an occasional incorrect value will not matter. If
- the ready list at the idle priority contains more than one task
- then a task other than the idle task is ready to execute. */
- if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
- 8015e34: 4b06 ldr r3, [pc, #24] @ (8015e50 <prvIdleTask+0x28>)
- 8015e36: 681b ldr r3, [r3, #0]
- 8015e38: 2b01 cmp r3, #1
- 8015e3a: d9f9 bls.n 8015e30 <prvIdleTask+0x8>
- {
- taskYIELD();
- 8015e3c: 4b05 ldr r3, [pc, #20] @ (8015e54 <prvIdleTask+0x2c>)
- 8015e3e: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8015e42: 601a str r2, [r3, #0]
- 8015e44: f3bf 8f4f dsb sy
- 8015e48: f3bf 8f6f isb sy
- prvCheckTasksWaitingTermination();
- 8015e4c: e7f0 b.n 8015e30 <prvIdleTask+0x8>
- 8015e4e: bf00 nop
- 8015e50: 24002644 .word 0x24002644
- 8015e54: e000ed04 .word 0xe000ed04
- 08015e58 <prvInitialiseTaskLists>:
- #endif /* portUSING_MPU_WRAPPERS */
- /*-----------------------------------------------------------*/
- static void prvInitialiseTaskLists( void )
- {
- 8015e58: b580 push {r7, lr}
- 8015e5a: b082 sub sp, #8
- 8015e5c: af00 add r7, sp, #0
- UBaseType_t uxPriority;
- for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
- 8015e5e: 2300 movs r3, #0
- 8015e60: 607b str r3, [r7, #4]
- 8015e62: e00c b.n 8015e7e <prvInitialiseTaskLists+0x26>
- {
- vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
- 8015e64: 687a ldr r2, [r7, #4]
- 8015e66: 4613 mov r3, r2
- 8015e68: 009b lsls r3, r3, #2
- 8015e6a: 4413 add r3, r2
- 8015e6c: 009b lsls r3, r3, #2
- 8015e6e: 4a12 ldr r2, [pc, #72] @ (8015eb8 <prvInitialiseTaskLists+0x60>)
- 8015e70: 4413 add r3, r2
- 8015e72: 4618 mov r0, r3
- 8015e74: f7fe f81c bl 8013eb0 <vListInitialise>
- for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
- 8015e78: 687b ldr r3, [r7, #4]
- 8015e7a: 3301 adds r3, #1
- 8015e7c: 607b str r3, [r7, #4]
- 8015e7e: 687b ldr r3, [r7, #4]
- 8015e80: 2b37 cmp r3, #55 @ 0x37
- 8015e82: d9ef bls.n 8015e64 <prvInitialiseTaskLists+0xc>
- }
- vListInitialise( &xDelayedTaskList1 );
- 8015e84: 480d ldr r0, [pc, #52] @ (8015ebc <prvInitialiseTaskLists+0x64>)
- 8015e86: f7fe f813 bl 8013eb0 <vListInitialise>
- vListInitialise( &xDelayedTaskList2 );
- 8015e8a: 480d ldr r0, [pc, #52] @ (8015ec0 <prvInitialiseTaskLists+0x68>)
- 8015e8c: f7fe f810 bl 8013eb0 <vListInitialise>
- vListInitialise( &xPendingReadyList );
- 8015e90: 480c ldr r0, [pc, #48] @ (8015ec4 <prvInitialiseTaskLists+0x6c>)
- 8015e92: f7fe f80d bl 8013eb0 <vListInitialise>
- #if ( INCLUDE_vTaskDelete == 1 )
- {
- vListInitialise( &xTasksWaitingTermination );
- 8015e96: 480c ldr r0, [pc, #48] @ (8015ec8 <prvInitialiseTaskLists+0x70>)
- 8015e98: f7fe f80a bl 8013eb0 <vListInitialise>
- }
- #endif /* INCLUDE_vTaskDelete */
- #if ( INCLUDE_vTaskSuspend == 1 )
- {
- vListInitialise( &xSuspendedTaskList );
- 8015e9c: 480b ldr r0, [pc, #44] @ (8015ecc <prvInitialiseTaskLists+0x74>)
- 8015e9e: f7fe f807 bl 8013eb0 <vListInitialise>
- }
- #endif /* INCLUDE_vTaskSuspend */
- /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
- using list2. */
- pxDelayedTaskList = &xDelayedTaskList1;
- 8015ea2: 4b0b ldr r3, [pc, #44] @ (8015ed0 <prvInitialiseTaskLists+0x78>)
- 8015ea4: 4a05 ldr r2, [pc, #20] @ (8015ebc <prvInitialiseTaskLists+0x64>)
- 8015ea6: 601a str r2, [r3, #0]
- pxOverflowDelayedTaskList = &xDelayedTaskList2;
- 8015ea8: 4b0a ldr r3, [pc, #40] @ (8015ed4 <prvInitialiseTaskLists+0x7c>)
- 8015eaa: 4a05 ldr r2, [pc, #20] @ (8015ec0 <prvInitialiseTaskLists+0x68>)
- 8015eac: 601a str r2, [r3, #0]
- }
- 8015eae: bf00 nop
- 8015eb0: 3708 adds r7, #8
- 8015eb2: 46bd mov sp, r7
- 8015eb4: bd80 pop {r7, pc}
- 8015eb6: bf00 nop
- 8015eb8: 24002644 .word 0x24002644
- 8015ebc: 24002aa4 .word 0x24002aa4
- 8015ec0: 24002ab8 .word 0x24002ab8
- 8015ec4: 24002ad4 .word 0x24002ad4
- 8015ec8: 24002ae8 .word 0x24002ae8
- 8015ecc: 24002b00 .word 0x24002b00
- 8015ed0: 24002acc .word 0x24002acc
- 8015ed4: 24002ad0 .word 0x24002ad0
- 08015ed8 <prvCheckTasksWaitingTermination>:
- /*-----------------------------------------------------------*/
- static void prvCheckTasksWaitingTermination( void )
- {
- 8015ed8: b580 push {r7, lr}
- 8015eda: b082 sub sp, #8
- 8015edc: af00 add r7, sp, #0
- {
- TCB_t *pxTCB;
- /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
- being called too often in the idle task. */
- while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
- 8015ede: e019 b.n 8015f14 <prvCheckTasksWaitingTermination+0x3c>
- {
- taskENTER_CRITICAL();
- 8015ee0: f001 fa12 bl 8017308 <vPortEnterCritical>
- {
- pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 8015ee4: 4b10 ldr r3, [pc, #64] @ (8015f28 <prvCheckTasksWaitingTermination+0x50>)
- 8015ee6: 68db ldr r3, [r3, #12]
- 8015ee8: 68db ldr r3, [r3, #12]
- 8015eea: 607b str r3, [r7, #4]
- ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
- 8015eec: 687b ldr r3, [r7, #4]
- 8015eee: 3304 adds r3, #4
- 8015ef0: 4618 mov r0, r3
- 8015ef2: f7fe f867 bl 8013fc4 <uxListRemove>
- --uxCurrentNumberOfTasks;
- 8015ef6: 4b0d ldr r3, [pc, #52] @ (8015f2c <prvCheckTasksWaitingTermination+0x54>)
- 8015ef8: 681b ldr r3, [r3, #0]
- 8015efa: 3b01 subs r3, #1
- 8015efc: 4a0b ldr r2, [pc, #44] @ (8015f2c <prvCheckTasksWaitingTermination+0x54>)
- 8015efe: 6013 str r3, [r2, #0]
- --uxDeletedTasksWaitingCleanUp;
- 8015f00: 4b0b ldr r3, [pc, #44] @ (8015f30 <prvCheckTasksWaitingTermination+0x58>)
- 8015f02: 681b ldr r3, [r3, #0]
- 8015f04: 3b01 subs r3, #1
- 8015f06: 4a0a ldr r2, [pc, #40] @ (8015f30 <prvCheckTasksWaitingTermination+0x58>)
- 8015f08: 6013 str r3, [r2, #0]
- }
- taskEXIT_CRITICAL();
- 8015f0a: f001 fa2f bl 801736c <vPortExitCritical>
- prvDeleteTCB( pxTCB );
- 8015f0e: 6878 ldr r0, [r7, #4]
- 8015f10: f000 f810 bl 8015f34 <prvDeleteTCB>
- while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
- 8015f14: 4b06 ldr r3, [pc, #24] @ (8015f30 <prvCheckTasksWaitingTermination+0x58>)
- 8015f16: 681b ldr r3, [r3, #0]
- 8015f18: 2b00 cmp r3, #0
- 8015f1a: d1e1 bne.n 8015ee0 <prvCheckTasksWaitingTermination+0x8>
- }
- }
- #endif /* INCLUDE_vTaskDelete */
- }
- 8015f1c: bf00 nop
- 8015f1e: bf00 nop
- 8015f20: 3708 adds r7, #8
- 8015f22: 46bd mov sp, r7
- 8015f24: bd80 pop {r7, pc}
- 8015f26: bf00 nop
- 8015f28: 24002ae8 .word 0x24002ae8
- 8015f2c: 24002b14 .word 0x24002b14
- 8015f30: 24002afc .word 0x24002afc
- 08015f34 <prvDeleteTCB>:
- /*-----------------------------------------------------------*/
- #if ( INCLUDE_vTaskDelete == 1 )
- static void prvDeleteTCB( TCB_t *pxTCB )
- {
- 8015f34: b580 push {r7, lr}
- 8015f36: b084 sub sp, #16
- 8015f38: af00 add r7, sp, #0
- 8015f3a: 6078 str r0, [r7, #4]
- to the task to free any memory allocated at the application level.
- See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
- for additional information. */
- #if ( configUSE_NEWLIB_REENTRANT == 1 )
- {
- _reclaim_reent( &( pxTCB->xNewLib_reent ) );
- 8015f3c: 687b ldr r3, [r7, #4]
- 8015f3e: 3354 adds r3, #84 @ 0x54
- 8015f40: 4618 mov r0, r3
- 8015f42: f001 fe21 bl 8017b88 <_reclaim_reent>
- #elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
- {
- /* The task could have been allocated statically or dynamically, so
- check what was statically allocated before trying to free the
- memory. */
- if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
- 8015f46: 687b ldr r3, [r7, #4]
- 8015f48: f893 30a5 ldrb.w r3, [r3, #165] @ 0xa5
- 8015f4c: 2b00 cmp r3, #0
- 8015f4e: d108 bne.n 8015f62 <prvDeleteTCB+0x2e>
- {
- /* Both the stack and TCB were allocated dynamically, so both
- must be freed. */
- vPortFree( pxTCB->pxStack );
- 8015f50: 687b ldr r3, [r7, #4]
- 8015f52: 6b1b ldr r3, [r3, #48] @ 0x30
- 8015f54: 4618 mov r0, r3
- 8015f56: f001 fbc7 bl 80176e8 <vPortFree>
- vPortFree( pxTCB );
- 8015f5a: 6878 ldr r0, [r7, #4]
- 8015f5c: f001 fbc4 bl 80176e8 <vPortFree>
- configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
- mtCOVERAGE_TEST_MARKER();
- }
- }
- #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
- }
- 8015f60: e019 b.n 8015f96 <prvDeleteTCB+0x62>
- else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
- 8015f62: 687b ldr r3, [r7, #4]
- 8015f64: f893 30a5 ldrb.w r3, [r3, #165] @ 0xa5
- 8015f68: 2b01 cmp r3, #1
- 8015f6a: d103 bne.n 8015f74 <prvDeleteTCB+0x40>
- vPortFree( pxTCB );
- 8015f6c: 6878 ldr r0, [r7, #4]
- 8015f6e: f001 fbbb bl 80176e8 <vPortFree>
- }
- 8015f72: e010 b.n 8015f96 <prvDeleteTCB+0x62>
- configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
- 8015f74: 687b ldr r3, [r7, #4]
- 8015f76: f893 30a5 ldrb.w r3, [r3, #165] @ 0xa5
- 8015f7a: 2b02 cmp r3, #2
- 8015f7c: d00b beq.n 8015f96 <prvDeleteTCB+0x62>
- __asm volatile
- 8015f7e: f04f 0350 mov.w r3, #80 @ 0x50
- 8015f82: f383 8811 msr BASEPRI, r3
- 8015f86: f3bf 8f6f isb sy
- 8015f8a: f3bf 8f4f dsb sy
- 8015f8e: 60fb str r3, [r7, #12]
- }
- 8015f90: bf00 nop
- 8015f92: bf00 nop
- 8015f94: e7fd b.n 8015f92 <prvDeleteTCB+0x5e>
- }
- 8015f96: bf00 nop
- 8015f98: 3710 adds r7, #16
- 8015f9a: 46bd mov sp, r7
- 8015f9c: bd80 pop {r7, pc}
- ...
- 08015fa0 <prvResetNextTaskUnblockTime>:
- #endif /* INCLUDE_vTaskDelete */
- /*-----------------------------------------------------------*/
- static void prvResetNextTaskUnblockTime( void )
- {
- 8015fa0: b480 push {r7}
- 8015fa2: b083 sub sp, #12
- 8015fa4: af00 add r7, sp, #0
- TCB_t *pxTCB;
- if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
- 8015fa6: 4b0c ldr r3, [pc, #48] @ (8015fd8 <prvResetNextTaskUnblockTime+0x38>)
- 8015fa8: 681b ldr r3, [r3, #0]
- 8015faa: 681b ldr r3, [r3, #0]
- 8015fac: 2b00 cmp r3, #0
- 8015fae: d104 bne.n 8015fba <prvResetNextTaskUnblockTime+0x1a>
- {
- /* The new current delayed list is empty. Set xNextTaskUnblockTime to
- the maximum possible value so it is extremely unlikely that the
- if( xTickCount >= xNextTaskUnblockTime ) test will pass until
- there is an item in the delayed list. */
- xNextTaskUnblockTime = portMAX_DELAY;
- 8015fb0: 4b0a ldr r3, [pc, #40] @ (8015fdc <prvResetNextTaskUnblockTime+0x3c>)
- 8015fb2: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
- 8015fb6: 601a str r2, [r3, #0]
- which the task at the head of the delayed list should be removed
- from the Blocked state. */
- ( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
- }
- }
- 8015fb8: e008 b.n 8015fcc <prvResetNextTaskUnblockTime+0x2c>
- ( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 8015fba: 4b07 ldr r3, [pc, #28] @ (8015fd8 <prvResetNextTaskUnblockTime+0x38>)
- 8015fbc: 681b ldr r3, [r3, #0]
- 8015fbe: 68db ldr r3, [r3, #12]
- 8015fc0: 68db ldr r3, [r3, #12]
- 8015fc2: 607b str r3, [r7, #4]
- xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
- 8015fc4: 687b ldr r3, [r7, #4]
- 8015fc6: 685b ldr r3, [r3, #4]
- 8015fc8: 4a04 ldr r2, [pc, #16] @ (8015fdc <prvResetNextTaskUnblockTime+0x3c>)
- 8015fca: 6013 str r3, [r2, #0]
- }
- 8015fcc: bf00 nop
- 8015fce: 370c adds r7, #12
- 8015fd0: 46bd mov sp, r7
- 8015fd2: f85d 7b04 ldr.w r7, [sp], #4
- 8015fd6: 4770 bx lr
- 8015fd8: 24002acc .word 0x24002acc
- 8015fdc: 24002b34 .word 0x24002b34
- 08015fe0 <xTaskGetCurrentTaskHandle>:
- /*-----------------------------------------------------------*/
- #if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )
- TaskHandle_t xTaskGetCurrentTaskHandle( void )
- {
- 8015fe0: b480 push {r7}
- 8015fe2: b083 sub sp, #12
- 8015fe4: af00 add r7, sp, #0
- TaskHandle_t xReturn;
- /* A critical section is not required as this is not called from
- an interrupt and the current TCB will always be the same for any
- individual execution thread. */
- xReturn = pxCurrentTCB;
- 8015fe6: 4b05 ldr r3, [pc, #20] @ (8015ffc <xTaskGetCurrentTaskHandle+0x1c>)
- 8015fe8: 681b ldr r3, [r3, #0]
- 8015fea: 607b str r3, [r7, #4]
- return xReturn;
- 8015fec: 687b ldr r3, [r7, #4]
- }
- 8015fee: 4618 mov r0, r3
- 8015ff0: 370c adds r7, #12
- 8015ff2: 46bd mov sp, r7
- 8015ff4: f85d 7b04 ldr.w r7, [sp], #4
- 8015ff8: 4770 bx lr
- 8015ffa: bf00 nop
- 8015ffc: 24002640 .word 0x24002640
- 08016000 <xTaskGetSchedulerState>:
- /*-----------------------------------------------------------*/
- #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
- BaseType_t xTaskGetSchedulerState( void )
- {
- 8016000: b480 push {r7}
- 8016002: b083 sub sp, #12
- 8016004: af00 add r7, sp, #0
- BaseType_t xReturn;
- if( xSchedulerRunning == pdFALSE )
- 8016006: 4b0b ldr r3, [pc, #44] @ (8016034 <xTaskGetSchedulerState+0x34>)
- 8016008: 681b ldr r3, [r3, #0]
- 801600a: 2b00 cmp r3, #0
- 801600c: d102 bne.n 8016014 <xTaskGetSchedulerState+0x14>
- {
- xReturn = taskSCHEDULER_NOT_STARTED;
- 801600e: 2301 movs r3, #1
- 8016010: 607b str r3, [r7, #4]
- 8016012: e008 b.n 8016026 <xTaskGetSchedulerState+0x26>
- }
- else
- {
- if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
- 8016014: 4b08 ldr r3, [pc, #32] @ (8016038 <xTaskGetSchedulerState+0x38>)
- 8016016: 681b ldr r3, [r3, #0]
- 8016018: 2b00 cmp r3, #0
- 801601a: d102 bne.n 8016022 <xTaskGetSchedulerState+0x22>
- {
- xReturn = taskSCHEDULER_RUNNING;
- 801601c: 2302 movs r3, #2
- 801601e: 607b str r3, [r7, #4]
- 8016020: e001 b.n 8016026 <xTaskGetSchedulerState+0x26>
- }
- else
- {
- xReturn = taskSCHEDULER_SUSPENDED;
- 8016022: 2300 movs r3, #0
- 8016024: 607b str r3, [r7, #4]
- }
- }
- return xReturn;
- 8016026: 687b ldr r3, [r7, #4]
- }
- 8016028: 4618 mov r0, r3
- 801602a: 370c adds r7, #12
- 801602c: 46bd mov sp, r7
- 801602e: f85d 7b04 ldr.w r7, [sp], #4
- 8016032: 4770 bx lr
- 8016034: 24002b20 .word 0x24002b20
- 8016038: 24002b3c .word 0x24002b3c
- 0801603c <xTaskPriorityInherit>:
- /*-----------------------------------------------------------*/
- #if ( configUSE_MUTEXES == 1 )
- BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
- {
- 801603c: b580 push {r7, lr}
- 801603e: b084 sub sp, #16
- 8016040: af00 add r7, sp, #0
- 8016042: 6078 str r0, [r7, #4]
- TCB_t * const pxMutexHolderTCB = pxMutexHolder;
- 8016044: 687b ldr r3, [r7, #4]
- 8016046: 60bb str r3, [r7, #8]
- BaseType_t xReturn = pdFALSE;
- 8016048: 2300 movs r3, #0
- 801604a: 60fb str r3, [r7, #12]
- /* If the mutex was given back by an interrupt while the queue was
- locked then the mutex holder might now be NULL. _RB_ Is this still
- needed as interrupts can no longer use mutexes? */
- if( pxMutexHolder != NULL )
- 801604c: 687b ldr r3, [r7, #4]
- 801604e: 2b00 cmp r3, #0
- 8016050: d051 beq.n 80160f6 <xTaskPriorityInherit+0xba>
- {
- /* If the holder of the mutex has a priority below the priority of
- the task attempting to obtain the mutex then it will temporarily
- inherit the priority of the task attempting to obtain the mutex. */
- if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
- 8016052: 68bb ldr r3, [r7, #8]
- 8016054: 6ada ldr r2, [r3, #44] @ 0x2c
- 8016056: 4b2a ldr r3, [pc, #168] @ (8016100 <xTaskPriorityInherit+0xc4>)
- 8016058: 681b ldr r3, [r3, #0]
- 801605a: 6adb ldr r3, [r3, #44] @ 0x2c
- 801605c: 429a cmp r2, r3
- 801605e: d241 bcs.n 80160e4 <xTaskPriorityInherit+0xa8>
- {
- /* Adjust the mutex holder state to account for its new
- priority. Only reset the event list item value if the value is
- not being used for anything else. */
- if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
- 8016060: 68bb ldr r3, [r7, #8]
- 8016062: 699b ldr r3, [r3, #24]
- 8016064: 2b00 cmp r3, #0
- 8016066: db06 blt.n 8016076 <xTaskPriorityInherit+0x3a>
- {
- listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
- 8016068: 4b25 ldr r3, [pc, #148] @ (8016100 <xTaskPriorityInherit+0xc4>)
- 801606a: 681b ldr r3, [r3, #0]
- 801606c: 6adb ldr r3, [r3, #44] @ 0x2c
- 801606e: f1c3 0238 rsb r2, r3, #56 @ 0x38
- 8016072: 68bb ldr r3, [r7, #8]
- 8016074: 619a str r2, [r3, #24]
- mtCOVERAGE_TEST_MARKER();
- }
- /* If the task being modified is in the ready state it will need
- to be moved into a new list. */
- if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
- 8016076: 68bb ldr r3, [r7, #8]
- 8016078: 6959 ldr r1, [r3, #20]
- 801607a: 68bb ldr r3, [r7, #8]
- 801607c: 6ada ldr r2, [r3, #44] @ 0x2c
- 801607e: 4613 mov r3, r2
- 8016080: 009b lsls r3, r3, #2
- 8016082: 4413 add r3, r2
- 8016084: 009b lsls r3, r3, #2
- 8016086: 4a1f ldr r2, [pc, #124] @ (8016104 <xTaskPriorityInherit+0xc8>)
- 8016088: 4413 add r3, r2
- 801608a: 4299 cmp r1, r3
- 801608c: d122 bne.n 80160d4 <xTaskPriorityInherit+0x98>
- {
- if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
- 801608e: 68bb ldr r3, [r7, #8]
- 8016090: 3304 adds r3, #4
- 8016092: 4618 mov r0, r3
- 8016094: f7fd ff96 bl 8013fc4 <uxListRemove>
- {
- mtCOVERAGE_TEST_MARKER();
- }
- /* Inherit the priority before being moved into the new list. */
- pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
- 8016098: 4b19 ldr r3, [pc, #100] @ (8016100 <xTaskPriorityInherit+0xc4>)
- 801609a: 681b ldr r3, [r3, #0]
- 801609c: 6ada ldr r2, [r3, #44] @ 0x2c
- 801609e: 68bb ldr r3, [r7, #8]
- 80160a0: 62da str r2, [r3, #44] @ 0x2c
- prvAddTaskToReadyList( pxMutexHolderTCB );
- 80160a2: 68bb ldr r3, [r7, #8]
- 80160a4: 6ada ldr r2, [r3, #44] @ 0x2c
- 80160a6: 4b18 ldr r3, [pc, #96] @ (8016108 <xTaskPriorityInherit+0xcc>)
- 80160a8: 681b ldr r3, [r3, #0]
- 80160aa: 429a cmp r2, r3
- 80160ac: d903 bls.n 80160b6 <xTaskPriorityInherit+0x7a>
- 80160ae: 68bb ldr r3, [r7, #8]
- 80160b0: 6adb ldr r3, [r3, #44] @ 0x2c
- 80160b2: 4a15 ldr r2, [pc, #84] @ (8016108 <xTaskPriorityInherit+0xcc>)
- 80160b4: 6013 str r3, [r2, #0]
- 80160b6: 68bb ldr r3, [r7, #8]
- 80160b8: 6ada ldr r2, [r3, #44] @ 0x2c
- 80160ba: 4613 mov r3, r2
- 80160bc: 009b lsls r3, r3, #2
- 80160be: 4413 add r3, r2
- 80160c0: 009b lsls r3, r3, #2
- 80160c2: 4a10 ldr r2, [pc, #64] @ (8016104 <xTaskPriorityInherit+0xc8>)
- 80160c4: 441a add r2, r3
- 80160c6: 68bb ldr r3, [r7, #8]
- 80160c8: 3304 adds r3, #4
- 80160ca: 4619 mov r1, r3
- 80160cc: 4610 mov r0, r2
- 80160ce: f7fd ff1c bl 8013f0a <vListInsertEnd>
- 80160d2: e004 b.n 80160de <xTaskPriorityInherit+0xa2>
- }
- else
- {
- /* Just inherit the priority. */
- pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
- 80160d4: 4b0a ldr r3, [pc, #40] @ (8016100 <xTaskPriorityInherit+0xc4>)
- 80160d6: 681b ldr r3, [r3, #0]
- 80160d8: 6ada ldr r2, [r3, #44] @ 0x2c
- 80160da: 68bb ldr r3, [r7, #8]
- 80160dc: 62da str r2, [r3, #44] @ 0x2c
- }
- traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
- /* Inheritance occurred. */
- xReturn = pdTRUE;
- 80160de: 2301 movs r3, #1
- 80160e0: 60fb str r3, [r7, #12]
- 80160e2: e008 b.n 80160f6 <xTaskPriorityInherit+0xba>
- }
- else
- {
- if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
- 80160e4: 68bb ldr r3, [r7, #8]
- 80160e6: 6cda ldr r2, [r3, #76] @ 0x4c
- 80160e8: 4b05 ldr r3, [pc, #20] @ (8016100 <xTaskPriorityInherit+0xc4>)
- 80160ea: 681b ldr r3, [r3, #0]
- 80160ec: 6adb ldr r3, [r3, #44] @ 0x2c
- 80160ee: 429a cmp r2, r3
- 80160f0: d201 bcs.n 80160f6 <xTaskPriorityInherit+0xba>
- current priority of the mutex holder is not lower than the
- priority of the task attempting to take the mutex.
- Therefore the mutex holder must have already inherited a
- priority, but inheritance would have occurred if that had
- not been the case. */
- xReturn = pdTRUE;
- 80160f2: 2301 movs r3, #1
- 80160f4: 60fb str r3, [r7, #12]
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- return xReturn;
- 80160f6: 68fb ldr r3, [r7, #12]
- }
- 80160f8: 4618 mov r0, r3
- 80160fa: 3710 adds r7, #16
- 80160fc: 46bd mov sp, r7
- 80160fe: bd80 pop {r7, pc}
- 8016100: 24002640 .word 0x24002640
- 8016104: 24002644 .word 0x24002644
- 8016108: 24002b1c .word 0x24002b1c
- 0801610c <xTaskPriorityDisinherit>:
- /*-----------------------------------------------------------*/
- #if ( configUSE_MUTEXES == 1 )
- BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
- {
- 801610c: b580 push {r7, lr}
- 801610e: b086 sub sp, #24
- 8016110: af00 add r7, sp, #0
- 8016112: 6078 str r0, [r7, #4]
- TCB_t * const pxTCB = pxMutexHolder;
- 8016114: 687b ldr r3, [r7, #4]
- 8016116: 613b str r3, [r7, #16]
- BaseType_t xReturn = pdFALSE;
- 8016118: 2300 movs r3, #0
- 801611a: 617b str r3, [r7, #20]
- if( pxMutexHolder != NULL )
- 801611c: 687b ldr r3, [r7, #4]
- 801611e: 2b00 cmp r3, #0
- 8016120: d058 beq.n 80161d4 <xTaskPriorityDisinherit+0xc8>
- {
- /* A task can only have an inherited priority if it holds the mutex.
- If the mutex is held by a task then it cannot be given from an
- interrupt, and if a mutex is given by the holding task then it must
- be the running state task. */
- configASSERT( pxTCB == pxCurrentTCB );
- 8016122: 4b2f ldr r3, [pc, #188] @ (80161e0 <xTaskPriorityDisinherit+0xd4>)
- 8016124: 681b ldr r3, [r3, #0]
- 8016126: 693a ldr r2, [r7, #16]
- 8016128: 429a cmp r2, r3
- 801612a: d00b beq.n 8016144 <xTaskPriorityDisinherit+0x38>
- __asm volatile
- 801612c: f04f 0350 mov.w r3, #80 @ 0x50
- 8016130: f383 8811 msr BASEPRI, r3
- 8016134: f3bf 8f6f isb sy
- 8016138: f3bf 8f4f dsb sy
- 801613c: 60fb str r3, [r7, #12]
- }
- 801613e: bf00 nop
- 8016140: bf00 nop
- 8016142: e7fd b.n 8016140 <xTaskPriorityDisinherit+0x34>
- configASSERT( pxTCB->uxMutexesHeld );
- 8016144: 693b ldr r3, [r7, #16]
- 8016146: 6d1b ldr r3, [r3, #80] @ 0x50
- 8016148: 2b00 cmp r3, #0
- 801614a: d10b bne.n 8016164 <xTaskPriorityDisinherit+0x58>
- __asm volatile
- 801614c: f04f 0350 mov.w r3, #80 @ 0x50
- 8016150: f383 8811 msr BASEPRI, r3
- 8016154: f3bf 8f6f isb sy
- 8016158: f3bf 8f4f dsb sy
- 801615c: 60bb str r3, [r7, #8]
- }
- 801615e: bf00 nop
- 8016160: bf00 nop
- 8016162: e7fd b.n 8016160 <xTaskPriorityDisinherit+0x54>
- ( pxTCB->uxMutexesHeld )--;
- 8016164: 693b ldr r3, [r7, #16]
- 8016166: 6d1b ldr r3, [r3, #80] @ 0x50
- 8016168: 1e5a subs r2, r3, #1
- 801616a: 693b ldr r3, [r7, #16]
- 801616c: 651a str r2, [r3, #80] @ 0x50
- /* Has the holder of the mutex inherited the priority of another
- task? */
- if( pxTCB->uxPriority != pxTCB->uxBasePriority )
- 801616e: 693b ldr r3, [r7, #16]
- 8016170: 6ada ldr r2, [r3, #44] @ 0x2c
- 8016172: 693b ldr r3, [r7, #16]
- 8016174: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8016176: 429a cmp r2, r3
- 8016178: d02c beq.n 80161d4 <xTaskPriorityDisinherit+0xc8>
- {
- /* Only disinherit if no other mutexes are held. */
- if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
- 801617a: 693b ldr r3, [r7, #16]
- 801617c: 6d1b ldr r3, [r3, #80] @ 0x50
- 801617e: 2b00 cmp r3, #0
- 8016180: d128 bne.n 80161d4 <xTaskPriorityDisinherit+0xc8>
- /* A task can only have an inherited priority if it holds
- the mutex. If the mutex is held by a task then it cannot be
- given from an interrupt, and if a mutex is given by the
- holding task then it must be the running state task. Remove
- the holding task from the ready/delayed list. */
- if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
- 8016182: 693b ldr r3, [r7, #16]
- 8016184: 3304 adds r3, #4
- 8016186: 4618 mov r0, r3
- 8016188: f7fd ff1c bl 8013fc4 <uxListRemove>
- }
- /* Disinherit the priority before adding the task into the
- new ready list. */
- traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
- pxTCB->uxPriority = pxTCB->uxBasePriority;
- 801618c: 693b ldr r3, [r7, #16]
- 801618e: 6cda ldr r2, [r3, #76] @ 0x4c
- 8016190: 693b ldr r3, [r7, #16]
- 8016192: 62da str r2, [r3, #44] @ 0x2c
- /* Reset the event list item value. It cannot be in use for
- any other purpose if this task is running, and it must be
- running to give back the mutex. */
- listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
- 8016194: 693b ldr r3, [r7, #16]
- 8016196: 6adb ldr r3, [r3, #44] @ 0x2c
- 8016198: f1c3 0238 rsb r2, r3, #56 @ 0x38
- 801619c: 693b ldr r3, [r7, #16]
- 801619e: 619a str r2, [r3, #24]
- prvAddTaskToReadyList( pxTCB );
- 80161a0: 693b ldr r3, [r7, #16]
- 80161a2: 6ada ldr r2, [r3, #44] @ 0x2c
- 80161a4: 4b0f ldr r3, [pc, #60] @ (80161e4 <xTaskPriorityDisinherit+0xd8>)
- 80161a6: 681b ldr r3, [r3, #0]
- 80161a8: 429a cmp r2, r3
- 80161aa: d903 bls.n 80161b4 <xTaskPriorityDisinherit+0xa8>
- 80161ac: 693b ldr r3, [r7, #16]
- 80161ae: 6adb ldr r3, [r3, #44] @ 0x2c
- 80161b0: 4a0c ldr r2, [pc, #48] @ (80161e4 <xTaskPriorityDisinherit+0xd8>)
- 80161b2: 6013 str r3, [r2, #0]
- 80161b4: 693b ldr r3, [r7, #16]
- 80161b6: 6ada ldr r2, [r3, #44] @ 0x2c
- 80161b8: 4613 mov r3, r2
- 80161ba: 009b lsls r3, r3, #2
- 80161bc: 4413 add r3, r2
- 80161be: 009b lsls r3, r3, #2
- 80161c0: 4a09 ldr r2, [pc, #36] @ (80161e8 <xTaskPriorityDisinherit+0xdc>)
- 80161c2: 441a add r2, r3
- 80161c4: 693b ldr r3, [r7, #16]
- 80161c6: 3304 adds r3, #4
- 80161c8: 4619 mov r1, r3
- 80161ca: 4610 mov r0, r2
- 80161cc: f7fd fe9d bl 8013f0a <vListInsertEnd>
- in an order different to that in which they were taken.
- If a context switch did not occur when the first mutex was
- returned, even if a task was waiting on it, then a context
- switch should occur when the last mutex is returned whether
- a task is waiting on it or not. */
- xReturn = pdTRUE;
- 80161d0: 2301 movs r3, #1
- 80161d2: 617b str r3, [r7, #20]
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- return xReturn;
- 80161d4: 697b ldr r3, [r7, #20]
- }
- 80161d6: 4618 mov r0, r3
- 80161d8: 3718 adds r7, #24
- 80161da: 46bd mov sp, r7
- 80161dc: bd80 pop {r7, pc}
- 80161de: bf00 nop
- 80161e0: 24002640 .word 0x24002640
- 80161e4: 24002b1c .word 0x24002b1c
- 80161e8: 24002644 .word 0x24002644
- 080161ec <vTaskPriorityDisinheritAfterTimeout>:
- /*-----------------------------------------------------------*/
- #if ( configUSE_MUTEXES == 1 )
- void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
- {
- 80161ec: b580 push {r7, lr}
- 80161ee: b088 sub sp, #32
- 80161f0: af00 add r7, sp, #0
- 80161f2: 6078 str r0, [r7, #4]
- 80161f4: 6039 str r1, [r7, #0]
- TCB_t * const pxTCB = pxMutexHolder;
- 80161f6: 687b ldr r3, [r7, #4]
- 80161f8: 61bb str r3, [r7, #24]
- UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
- const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
- 80161fa: 2301 movs r3, #1
- 80161fc: 617b str r3, [r7, #20]
- if( pxMutexHolder != NULL )
- 80161fe: 687b ldr r3, [r7, #4]
- 8016200: 2b00 cmp r3, #0
- 8016202: d06c beq.n 80162de <vTaskPriorityDisinheritAfterTimeout+0xf2>
- {
- /* If pxMutexHolder is not NULL then the holder must hold at least
- one mutex. */
- configASSERT( pxTCB->uxMutexesHeld );
- 8016204: 69bb ldr r3, [r7, #24]
- 8016206: 6d1b ldr r3, [r3, #80] @ 0x50
- 8016208: 2b00 cmp r3, #0
- 801620a: d10b bne.n 8016224 <vTaskPriorityDisinheritAfterTimeout+0x38>
- __asm volatile
- 801620c: f04f 0350 mov.w r3, #80 @ 0x50
- 8016210: f383 8811 msr BASEPRI, r3
- 8016214: f3bf 8f6f isb sy
- 8016218: f3bf 8f4f dsb sy
- 801621c: 60fb str r3, [r7, #12]
- }
- 801621e: bf00 nop
- 8016220: bf00 nop
- 8016222: e7fd b.n 8016220 <vTaskPriorityDisinheritAfterTimeout+0x34>
- /* Determine the priority to which the priority of the task that
- holds the mutex should be set. This will be the greater of the
- holding task's base priority and the priority of the highest
- priority task that is waiting to obtain the mutex. */
- if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
- 8016224: 69bb ldr r3, [r7, #24]
- 8016226: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8016228: 683a ldr r2, [r7, #0]
- 801622a: 429a cmp r2, r3
- 801622c: d902 bls.n 8016234 <vTaskPriorityDisinheritAfterTimeout+0x48>
- {
- uxPriorityToUse = uxHighestPriorityWaitingTask;
- 801622e: 683b ldr r3, [r7, #0]
- 8016230: 61fb str r3, [r7, #28]
- 8016232: e002 b.n 801623a <vTaskPriorityDisinheritAfterTimeout+0x4e>
- }
- else
- {
- uxPriorityToUse = pxTCB->uxBasePriority;
- 8016234: 69bb ldr r3, [r7, #24]
- 8016236: 6cdb ldr r3, [r3, #76] @ 0x4c
- 8016238: 61fb str r3, [r7, #28]
- }
- /* Does the priority need to change? */
- if( pxTCB->uxPriority != uxPriorityToUse )
- 801623a: 69bb ldr r3, [r7, #24]
- 801623c: 6adb ldr r3, [r3, #44] @ 0x2c
- 801623e: 69fa ldr r2, [r7, #28]
- 8016240: 429a cmp r2, r3
- 8016242: d04c beq.n 80162de <vTaskPriorityDisinheritAfterTimeout+0xf2>
- {
- /* Only disinherit if no other mutexes are held. This is a
- simplification in the priority inheritance implementation. If
- the task that holds the mutex is also holding other mutexes then
- the other mutexes may have caused the priority inheritance. */
- if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
- 8016244: 69bb ldr r3, [r7, #24]
- 8016246: 6d1b ldr r3, [r3, #80] @ 0x50
- 8016248: 697a ldr r2, [r7, #20]
- 801624a: 429a cmp r2, r3
- 801624c: d147 bne.n 80162de <vTaskPriorityDisinheritAfterTimeout+0xf2>
- {
- /* If a task has timed out because it already holds the
- mutex it was trying to obtain then it cannot of inherited
- its own priority. */
- configASSERT( pxTCB != pxCurrentTCB );
- 801624e: 4b26 ldr r3, [pc, #152] @ (80162e8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
- 8016250: 681b ldr r3, [r3, #0]
- 8016252: 69ba ldr r2, [r7, #24]
- 8016254: 429a cmp r2, r3
- 8016256: d10b bne.n 8016270 <vTaskPriorityDisinheritAfterTimeout+0x84>
- __asm volatile
- 8016258: f04f 0350 mov.w r3, #80 @ 0x50
- 801625c: f383 8811 msr BASEPRI, r3
- 8016260: f3bf 8f6f isb sy
- 8016264: f3bf 8f4f dsb sy
- 8016268: 60bb str r3, [r7, #8]
- }
- 801626a: bf00 nop
- 801626c: bf00 nop
- 801626e: e7fd b.n 801626c <vTaskPriorityDisinheritAfterTimeout+0x80>
- /* Disinherit the priority, remembering the previous
- priority to facilitate determining the subject task's
- state. */
- traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
- uxPriorityUsedOnEntry = pxTCB->uxPriority;
- 8016270: 69bb ldr r3, [r7, #24]
- 8016272: 6adb ldr r3, [r3, #44] @ 0x2c
- 8016274: 613b str r3, [r7, #16]
- pxTCB->uxPriority = uxPriorityToUse;
- 8016276: 69bb ldr r3, [r7, #24]
- 8016278: 69fa ldr r2, [r7, #28]
- 801627a: 62da str r2, [r3, #44] @ 0x2c
- /* Only reset the event list item value if the value is not
- being used for anything else. */
- if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
- 801627c: 69bb ldr r3, [r7, #24]
- 801627e: 699b ldr r3, [r3, #24]
- 8016280: 2b00 cmp r3, #0
- 8016282: db04 blt.n 801628e <vTaskPriorityDisinheritAfterTimeout+0xa2>
- {
- listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
- 8016284: 69fb ldr r3, [r7, #28]
- 8016286: f1c3 0238 rsb r2, r3, #56 @ 0x38
- 801628a: 69bb ldr r3, [r7, #24]
- 801628c: 619a str r2, [r3, #24]
- then the task that holds the mutex could be in either the
- Ready, Blocked or Suspended states. Only remove the task
- from its current state list if it is in the Ready state as
- the task's priority is going to change and there is one
- Ready list per priority. */
- if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
- 801628e: 69bb ldr r3, [r7, #24]
- 8016290: 6959 ldr r1, [r3, #20]
- 8016292: 693a ldr r2, [r7, #16]
- 8016294: 4613 mov r3, r2
- 8016296: 009b lsls r3, r3, #2
- 8016298: 4413 add r3, r2
- 801629a: 009b lsls r3, r3, #2
- 801629c: 4a13 ldr r2, [pc, #76] @ (80162ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
- 801629e: 4413 add r3, r2
- 80162a0: 4299 cmp r1, r3
- 80162a2: d11c bne.n 80162de <vTaskPriorityDisinheritAfterTimeout+0xf2>
- {
- if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
- 80162a4: 69bb ldr r3, [r7, #24]
- 80162a6: 3304 adds r3, #4
- 80162a8: 4618 mov r0, r3
- 80162aa: f7fd fe8b bl 8013fc4 <uxListRemove>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- prvAddTaskToReadyList( pxTCB );
- 80162ae: 69bb ldr r3, [r7, #24]
- 80162b0: 6ada ldr r2, [r3, #44] @ 0x2c
- 80162b2: 4b0f ldr r3, [pc, #60] @ (80162f0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
- 80162b4: 681b ldr r3, [r3, #0]
- 80162b6: 429a cmp r2, r3
- 80162b8: d903 bls.n 80162c2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
- 80162ba: 69bb ldr r3, [r7, #24]
- 80162bc: 6adb ldr r3, [r3, #44] @ 0x2c
- 80162be: 4a0c ldr r2, [pc, #48] @ (80162f0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
- 80162c0: 6013 str r3, [r2, #0]
- 80162c2: 69bb ldr r3, [r7, #24]
- 80162c4: 6ada ldr r2, [r3, #44] @ 0x2c
- 80162c6: 4613 mov r3, r2
- 80162c8: 009b lsls r3, r3, #2
- 80162ca: 4413 add r3, r2
- 80162cc: 009b lsls r3, r3, #2
- 80162ce: 4a07 ldr r2, [pc, #28] @ (80162ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
- 80162d0: 441a add r2, r3
- 80162d2: 69bb ldr r3, [r7, #24]
- 80162d4: 3304 adds r3, #4
- 80162d6: 4619 mov r1, r3
- 80162d8: 4610 mov r0, r2
- 80162da: f7fd fe16 bl 8013f0a <vListInsertEnd>
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- 80162de: bf00 nop
- 80162e0: 3720 adds r7, #32
- 80162e2: 46bd mov sp, r7
- 80162e4: bd80 pop {r7, pc}
- 80162e6: bf00 nop
- 80162e8: 24002640 .word 0x24002640
- 80162ec: 24002644 .word 0x24002644
- 80162f0: 24002b1c .word 0x24002b1c
- 080162f4 <pvTaskIncrementMutexHeldCount>:
- /*-----------------------------------------------------------*/
- #if ( configUSE_MUTEXES == 1 )
- TaskHandle_t pvTaskIncrementMutexHeldCount( void )
- {
- 80162f4: b480 push {r7}
- 80162f6: af00 add r7, sp, #0
- /* If xSemaphoreCreateMutex() is called before any tasks have been created
- then pxCurrentTCB will be NULL. */
- if( pxCurrentTCB != NULL )
- 80162f8: 4b07 ldr r3, [pc, #28] @ (8016318 <pvTaskIncrementMutexHeldCount+0x24>)
- 80162fa: 681b ldr r3, [r3, #0]
- 80162fc: 2b00 cmp r3, #0
- 80162fe: d004 beq.n 801630a <pvTaskIncrementMutexHeldCount+0x16>
- {
- ( pxCurrentTCB->uxMutexesHeld )++;
- 8016300: 4b05 ldr r3, [pc, #20] @ (8016318 <pvTaskIncrementMutexHeldCount+0x24>)
- 8016302: 681b ldr r3, [r3, #0]
- 8016304: 6d1a ldr r2, [r3, #80] @ 0x50
- 8016306: 3201 adds r2, #1
- 8016308: 651a str r2, [r3, #80] @ 0x50
- }
- return pxCurrentTCB;
- 801630a: 4b03 ldr r3, [pc, #12] @ (8016318 <pvTaskIncrementMutexHeldCount+0x24>)
- 801630c: 681b ldr r3, [r3, #0]
- }
- 801630e: 4618 mov r0, r3
- 8016310: 46bd mov sp, r7
- 8016312: f85d 7b04 ldr.w r7, [sp], #4
- 8016316: 4770 bx lr
- 8016318: 24002640 .word 0x24002640
- 0801631c <xTaskNotifyWait>:
- /*-----------------------------------------------------------*/
- #if( configUSE_TASK_NOTIFICATIONS == 1 )
- BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
- {
- 801631c: b580 push {r7, lr}
- 801631e: b086 sub sp, #24
- 8016320: af00 add r7, sp, #0
- 8016322: 60f8 str r0, [r7, #12]
- 8016324: 60b9 str r1, [r7, #8]
- 8016326: 607a str r2, [r7, #4]
- 8016328: 603b str r3, [r7, #0]
- BaseType_t xReturn;
- taskENTER_CRITICAL();
- 801632a: f000 ffed bl 8017308 <vPortEnterCritical>
- {
- /* Only block if a notification is not already pending. */
- if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
- 801632e: 4b29 ldr r3, [pc, #164] @ (80163d4 <xTaskNotifyWait+0xb8>)
- 8016330: 681b ldr r3, [r3, #0]
- 8016332: f893 30a4 ldrb.w r3, [r3, #164] @ 0xa4
- 8016336: b2db uxtb r3, r3
- 8016338: 2b02 cmp r3, #2
- 801633a: d01c beq.n 8016376 <xTaskNotifyWait+0x5a>
- {
- /* Clear bits in the task's notification value as bits may get
- set by the notifying task or interrupt. This can be used to
- clear the value to zero. */
- pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
- 801633c: 4b25 ldr r3, [pc, #148] @ (80163d4 <xTaskNotifyWait+0xb8>)
- 801633e: 681b ldr r3, [r3, #0]
- 8016340: f8d3 10a0 ldr.w r1, [r3, #160] @ 0xa0
- 8016344: 68fa ldr r2, [r7, #12]
- 8016346: 43d2 mvns r2, r2
- 8016348: 400a ands r2, r1
- 801634a: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- /* Mark this task as waiting for a notification. */
- pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
- 801634e: 4b21 ldr r3, [pc, #132] @ (80163d4 <xTaskNotifyWait+0xb8>)
- 8016350: 681b ldr r3, [r3, #0]
- 8016352: 2201 movs r2, #1
- 8016354: f883 20a4 strb.w r2, [r3, #164] @ 0xa4
- if( xTicksToWait > ( TickType_t ) 0 )
- 8016358: 683b ldr r3, [r7, #0]
- 801635a: 2b00 cmp r3, #0
- 801635c: d00b beq.n 8016376 <xTaskNotifyWait+0x5a>
- {
- prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
- 801635e: 2101 movs r1, #1
- 8016360: 6838 ldr r0, [r7, #0]
- 8016362: f000 fa09 bl 8016778 <prvAddCurrentTaskToDelayedList>
- /* All ports are written to allow a yield in a critical
- section (some will yield immediately, others wait until the
- critical section exits) - but it is not something that
- application code should ever do. */
- portYIELD_WITHIN_API();
- 8016366: 4b1c ldr r3, [pc, #112] @ (80163d8 <xTaskNotifyWait+0xbc>)
- 8016368: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 801636c: 601a str r2, [r3, #0]
- 801636e: f3bf 8f4f dsb sy
- 8016372: f3bf 8f6f isb sy
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- taskEXIT_CRITICAL();
- 8016376: f000 fff9 bl 801736c <vPortExitCritical>
- taskENTER_CRITICAL();
- 801637a: f000 ffc5 bl 8017308 <vPortEnterCritical>
- {
- traceTASK_NOTIFY_WAIT();
- if( pulNotificationValue != NULL )
- 801637e: 687b ldr r3, [r7, #4]
- 8016380: 2b00 cmp r3, #0
- 8016382: d005 beq.n 8016390 <xTaskNotifyWait+0x74>
- {
- /* Output the current notification value, which may or may not
- have changed. */
- *pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
- 8016384: 4b13 ldr r3, [pc, #76] @ (80163d4 <xTaskNotifyWait+0xb8>)
- 8016386: 681b ldr r3, [r3, #0]
- 8016388: f8d3 20a0 ldr.w r2, [r3, #160] @ 0xa0
- 801638c: 687b ldr r3, [r7, #4]
- 801638e: 601a str r2, [r3, #0]
- /* If ucNotifyValue is set then either the task never entered the
- blocked state (because a notification was already pending) or the
- task unblocked because of a notification. Otherwise the task
- unblocked because of a timeout. */
- if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
- 8016390: 4b10 ldr r3, [pc, #64] @ (80163d4 <xTaskNotifyWait+0xb8>)
- 8016392: 681b ldr r3, [r3, #0]
- 8016394: f893 30a4 ldrb.w r3, [r3, #164] @ 0xa4
- 8016398: b2db uxtb r3, r3
- 801639a: 2b02 cmp r3, #2
- 801639c: d002 beq.n 80163a4 <xTaskNotifyWait+0x88>
- {
- /* A notification was not received. */
- xReturn = pdFALSE;
- 801639e: 2300 movs r3, #0
- 80163a0: 617b str r3, [r7, #20]
- 80163a2: e00a b.n 80163ba <xTaskNotifyWait+0x9e>
- }
- else
- {
- /* A notification was already pending or a notification was
- received while the task was waiting. */
- pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
- 80163a4: 4b0b ldr r3, [pc, #44] @ (80163d4 <xTaskNotifyWait+0xb8>)
- 80163a6: 681b ldr r3, [r3, #0]
- 80163a8: f8d3 10a0 ldr.w r1, [r3, #160] @ 0xa0
- 80163ac: 68ba ldr r2, [r7, #8]
- 80163ae: 43d2 mvns r2, r2
- 80163b0: 400a ands r2, r1
- 80163b2: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- xReturn = pdTRUE;
- 80163b6: 2301 movs r3, #1
- 80163b8: 617b str r3, [r7, #20]
- }
- pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
- 80163ba: 4b06 ldr r3, [pc, #24] @ (80163d4 <xTaskNotifyWait+0xb8>)
- 80163bc: 681b ldr r3, [r3, #0]
- 80163be: 2200 movs r2, #0
- 80163c0: f883 20a4 strb.w r2, [r3, #164] @ 0xa4
- }
- taskEXIT_CRITICAL();
- 80163c4: f000 ffd2 bl 801736c <vPortExitCritical>
- return xReturn;
- 80163c8: 697b ldr r3, [r7, #20]
- }
- 80163ca: 4618 mov r0, r3
- 80163cc: 3718 adds r7, #24
- 80163ce: 46bd mov sp, r7
- 80163d0: bd80 pop {r7, pc}
- 80163d2: bf00 nop
- 80163d4: 24002640 .word 0x24002640
- 80163d8: e000ed04 .word 0xe000ed04
- 080163dc <xTaskGenericNotify>:
- /*-----------------------------------------------------------*/
- #if( configUSE_TASK_NOTIFICATIONS == 1 )
- BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
- {
- 80163dc: b580 push {r7, lr}
- 80163de: b08a sub sp, #40 @ 0x28
- 80163e0: af00 add r7, sp, #0
- 80163e2: 60f8 str r0, [r7, #12]
- 80163e4: 60b9 str r1, [r7, #8]
- 80163e6: 603b str r3, [r7, #0]
- 80163e8: 4613 mov r3, r2
- 80163ea: 71fb strb r3, [r7, #7]
- TCB_t * pxTCB;
- BaseType_t xReturn = pdPASS;
- 80163ec: 2301 movs r3, #1
- 80163ee: 627b str r3, [r7, #36] @ 0x24
- uint8_t ucOriginalNotifyState;
- configASSERT( xTaskToNotify );
- 80163f0: 68fb ldr r3, [r7, #12]
- 80163f2: 2b00 cmp r3, #0
- 80163f4: d10b bne.n 801640e <xTaskGenericNotify+0x32>
- __asm volatile
- 80163f6: f04f 0350 mov.w r3, #80 @ 0x50
- 80163fa: f383 8811 msr BASEPRI, r3
- 80163fe: f3bf 8f6f isb sy
- 8016402: f3bf 8f4f dsb sy
- 8016406: 61bb str r3, [r7, #24]
- }
- 8016408: bf00 nop
- 801640a: bf00 nop
- 801640c: e7fd b.n 801640a <xTaskGenericNotify+0x2e>
- pxTCB = xTaskToNotify;
- 801640e: 68fb ldr r3, [r7, #12]
- 8016410: 623b str r3, [r7, #32]
- taskENTER_CRITICAL();
- 8016412: f000 ff79 bl 8017308 <vPortEnterCritical>
- {
- if( pulPreviousNotificationValue != NULL )
- 8016416: 683b ldr r3, [r7, #0]
- 8016418: 2b00 cmp r3, #0
- 801641a: d004 beq.n 8016426 <xTaskGenericNotify+0x4a>
- {
- *pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
- 801641c: 6a3b ldr r3, [r7, #32]
- 801641e: f8d3 20a0 ldr.w r2, [r3, #160] @ 0xa0
- 8016422: 683b ldr r3, [r7, #0]
- 8016424: 601a str r2, [r3, #0]
- }
- ucOriginalNotifyState = pxTCB->ucNotifyState;
- 8016426: 6a3b ldr r3, [r7, #32]
- 8016428: f893 30a4 ldrb.w r3, [r3, #164] @ 0xa4
- 801642c: 77fb strb r3, [r7, #31]
- pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
- 801642e: 6a3b ldr r3, [r7, #32]
- 8016430: 2202 movs r2, #2
- 8016432: f883 20a4 strb.w r2, [r3, #164] @ 0xa4
- switch( eAction )
- 8016436: 79fb ldrb r3, [r7, #7]
- 8016438: 2b04 cmp r3, #4
- 801643a: d82e bhi.n 801649a <xTaskGenericNotify+0xbe>
- 801643c: a201 add r2, pc, #4 @ (adr r2, 8016444 <xTaskGenericNotify+0x68>)
- 801643e: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8016442: bf00 nop
- 8016444: 080164bf .word 0x080164bf
- 8016448: 08016459 .word 0x08016459
- 801644c: 0801646b .word 0x0801646b
- 8016450: 0801647b .word 0x0801647b
- 8016454: 08016485 .word 0x08016485
- {
- case eSetBits :
- pxTCB->ulNotifiedValue |= ulValue;
- 8016458: 6a3b ldr r3, [r7, #32]
- 801645a: f8d3 20a0 ldr.w r2, [r3, #160] @ 0xa0
- 801645e: 68bb ldr r3, [r7, #8]
- 8016460: 431a orrs r2, r3
- 8016462: 6a3b ldr r3, [r7, #32]
- 8016464: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- break;
- 8016468: e02c b.n 80164c4 <xTaskGenericNotify+0xe8>
- case eIncrement :
- ( pxTCB->ulNotifiedValue )++;
- 801646a: 6a3b ldr r3, [r7, #32]
- 801646c: f8d3 30a0 ldr.w r3, [r3, #160] @ 0xa0
- 8016470: 1c5a adds r2, r3, #1
- 8016472: 6a3b ldr r3, [r7, #32]
- 8016474: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- break;
- 8016478: e024 b.n 80164c4 <xTaskGenericNotify+0xe8>
- case eSetValueWithOverwrite :
- pxTCB->ulNotifiedValue = ulValue;
- 801647a: 6a3b ldr r3, [r7, #32]
- 801647c: 68ba ldr r2, [r7, #8]
- 801647e: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- break;
- 8016482: e01f b.n 80164c4 <xTaskGenericNotify+0xe8>
- case eSetValueWithoutOverwrite :
- if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
- 8016484: 7ffb ldrb r3, [r7, #31]
- 8016486: 2b02 cmp r3, #2
- 8016488: d004 beq.n 8016494 <xTaskGenericNotify+0xb8>
- {
- pxTCB->ulNotifiedValue = ulValue;
- 801648a: 6a3b ldr r3, [r7, #32]
- 801648c: 68ba ldr r2, [r7, #8]
- 801648e: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- else
- {
- /* The value could not be written to the task. */
- xReturn = pdFAIL;
- }
- break;
- 8016492: e017 b.n 80164c4 <xTaskGenericNotify+0xe8>
- xReturn = pdFAIL;
- 8016494: 2300 movs r3, #0
- 8016496: 627b str r3, [r7, #36] @ 0x24
- break;
- 8016498: e014 b.n 80164c4 <xTaskGenericNotify+0xe8>
- default:
- /* Should not get here if all enums are handled.
- Artificially force an assert by testing a value the
- compiler can't assume is const. */
- configASSERT( pxTCB->ulNotifiedValue == ~0UL );
- 801649a: 6a3b ldr r3, [r7, #32]
- 801649c: f8d3 30a0 ldr.w r3, [r3, #160] @ 0xa0
- 80164a0: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 80164a4: d00d beq.n 80164c2 <xTaskGenericNotify+0xe6>
- __asm volatile
- 80164a6: f04f 0350 mov.w r3, #80 @ 0x50
- 80164aa: f383 8811 msr BASEPRI, r3
- 80164ae: f3bf 8f6f isb sy
- 80164b2: f3bf 8f4f dsb sy
- 80164b6: 617b str r3, [r7, #20]
- }
- 80164b8: bf00 nop
- 80164ba: bf00 nop
- 80164bc: e7fd b.n 80164ba <xTaskGenericNotify+0xde>
- break;
- 80164be: bf00 nop
- 80164c0: e000 b.n 80164c4 <xTaskGenericNotify+0xe8>
- break;
- 80164c2: bf00 nop
- traceTASK_NOTIFY();
- /* If the task is in the blocked state specifically to wait for a
- notification then unblock it now. */
- if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
- 80164c4: 7ffb ldrb r3, [r7, #31]
- 80164c6: 2b01 cmp r3, #1
- 80164c8: d13b bne.n 8016542 <xTaskGenericNotify+0x166>
- {
- ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
- 80164ca: 6a3b ldr r3, [r7, #32]
- 80164cc: 3304 adds r3, #4
- 80164ce: 4618 mov r0, r3
- 80164d0: f7fd fd78 bl 8013fc4 <uxListRemove>
- prvAddTaskToReadyList( pxTCB );
- 80164d4: 6a3b ldr r3, [r7, #32]
- 80164d6: 6ada ldr r2, [r3, #44] @ 0x2c
- 80164d8: 4b1d ldr r3, [pc, #116] @ (8016550 <xTaskGenericNotify+0x174>)
- 80164da: 681b ldr r3, [r3, #0]
- 80164dc: 429a cmp r2, r3
- 80164de: d903 bls.n 80164e8 <xTaskGenericNotify+0x10c>
- 80164e0: 6a3b ldr r3, [r7, #32]
- 80164e2: 6adb ldr r3, [r3, #44] @ 0x2c
- 80164e4: 4a1a ldr r2, [pc, #104] @ (8016550 <xTaskGenericNotify+0x174>)
- 80164e6: 6013 str r3, [r2, #0]
- 80164e8: 6a3b ldr r3, [r7, #32]
- 80164ea: 6ada ldr r2, [r3, #44] @ 0x2c
- 80164ec: 4613 mov r3, r2
- 80164ee: 009b lsls r3, r3, #2
- 80164f0: 4413 add r3, r2
- 80164f2: 009b lsls r3, r3, #2
- 80164f4: 4a17 ldr r2, [pc, #92] @ (8016554 <xTaskGenericNotify+0x178>)
- 80164f6: 441a add r2, r3
- 80164f8: 6a3b ldr r3, [r7, #32]
- 80164fa: 3304 adds r3, #4
- 80164fc: 4619 mov r1, r3
- 80164fe: 4610 mov r0, r2
- 8016500: f7fd fd03 bl 8013f0a <vListInsertEnd>
- /* The task should not have been on an event list. */
- configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
- 8016504: 6a3b ldr r3, [r7, #32]
- 8016506: 6a9b ldr r3, [r3, #40] @ 0x28
- 8016508: 2b00 cmp r3, #0
- 801650a: d00b beq.n 8016524 <xTaskGenericNotify+0x148>
- __asm volatile
- 801650c: f04f 0350 mov.w r3, #80 @ 0x50
- 8016510: f383 8811 msr BASEPRI, r3
- 8016514: f3bf 8f6f isb sy
- 8016518: f3bf 8f4f dsb sy
- 801651c: 613b str r3, [r7, #16]
- }
- 801651e: bf00 nop
- 8016520: bf00 nop
- 8016522: e7fd b.n 8016520 <xTaskGenericNotify+0x144>
- earliest possible time. */
- prvResetNextTaskUnblockTime();
- }
- #endif
- if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
- 8016524: 6a3b ldr r3, [r7, #32]
- 8016526: 6ada ldr r2, [r3, #44] @ 0x2c
- 8016528: 4b0b ldr r3, [pc, #44] @ (8016558 <xTaskGenericNotify+0x17c>)
- 801652a: 681b ldr r3, [r3, #0]
- 801652c: 6adb ldr r3, [r3, #44] @ 0x2c
- 801652e: 429a cmp r2, r3
- 8016530: d907 bls.n 8016542 <xTaskGenericNotify+0x166>
- {
- /* The notified task has a priority above the currently
- executing task so a yield is required. */
- taskYIELD_IF_USING_PREEMPTION();
- 8016532: 4b0a ldr r3, [pc, #40] @ (801655c <xTaskGenericNotify+0x180>)
- 8016534: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8016538: 601a str r2, [r3, #0]
- 801653a: f3bf 8f4f dsb sy
- 801653e: f3bf 8f6f isb sy
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- taskEXIT_CRITICAL();
- 8016542: f000 ff13 bl 801736c <vPortExitCritical>
- return xReturn;
- 8016546: 6a7b ldr r3, [r7, #36] @ 0x24
- }
- 8016548: 4618 mov r0, r3
- 801654a: 3728 adds r7, #40 @ 0x28
- 801654c: 46bd mov sp, r7
- 801654e: bd80 pop {r7, pc}
- 8016550: 24002b1c .word 0x24002b1c
- 8016554: 24002644 .word 0x24002644
- 8016558: 24002640 .word 0x24002640
- 801655c: e000ed04 .word 0xe000ed04
- 08016560 <xTaskGenericNotifyFromISR>:
- /*-----------------------------------------------------------*/
- #if( configUSE_TASK_NOTIFICATIONS == 1 )
- BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
- {
- 8016560: b580 push {r7, lr}
- 8016562: b08e sub sp, #56 @ 0x38
- 8016564: af00 add r7, sp, #0
- 8016566: 60f8 str r0, [r7, #12]
- 8016568: 60b9 str r1, [r7, #8]
- 801656a: 603b str r3, [r7, #0]
- 801656c: 4613 mov r3, r2
- 801656e: 71fb strb r3, [r7, #7]
- TCB_t * pxTCB;
- uint8_t ucOriginalNotifyState;
- BaseType_t xReturn = pdPASS;
- 8016570: 2301 movs r3, #1
- 8016572: 637b str r3, [r7, #52] @ 0x34
- UBaseType_t uxSavedInterruptStatus;
- configASSERT( xTaskToNotify );
- 8016574: 68fb ldr r3, [r7, #12]
- 8016576: 2b00 cmp r3, #0
- 8016578: d10b bne.n 8016592 <xTaskGenericNotifyFromISR+0x32>
- __asm volatile
- 801657a: f04f 0350 mov.w r3, #80 @ 0x50
- 801657e: f383 8811 msr BASEPRI, r3
- 8016582: f3bf 8f6f isb sy
- 8016586: f3bf 8f4f dsb sy
- 801658a: 627b str r3, [r7, #36] @ 0x24
- }
- 801658c: bf00 nop
- 801658e: bf00 nop
- 8016590: e7fd b.n 801658e <xTaskGenericNotifyFromISR+0x2e>
- below the maximum system call interrupt priority. FreeRTOS maintains a
- separate interrupt safe API to ensure interrupt entry is as fast and as
- simple as possible. More information (albeit Cortex-M specific) is
- provided on the following link:
- http://www.freertos.org/RTOS-Cortex-M3-M4.html */
- portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
- 8016592: f000 ff99 bl 80174c8 <vPortValidateInterruptPriority>
- pxTCB = xTaskToNotify;
- 8016596: 68fb ldr r3, [r7, #12]
- 8016598: 633b str r3, [r7, #48] @ 0x30
- __asm volatile
- 801659a: f3ef 8211 mrs r2, BASEPRI
- 801659e: f04f 0350 mov.w r3, #80 @ 0x50
- 80165a2: f383 8811 msr BASEPRI, r3
- 80165a6: f3bf 8f6f isb sy
- 80165aa: f3bf 8f4f dsb sy
- 80165ae: 623a str r2, [r7, #32]
- 80165b0: 61fb str r3, [r7, #28]
- return ulOriginalBASEPRI;
- 80165b2: 6a3b ldr r3, [r7, #32]
- uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
- 80165b4: 62fb str r3, [r7, #44] @ 0x2c
- {
- if( pulPreviousNotificationValue != NULL )
- 80165b6: 683b ldr r3, [r7, #0]
- 80165b8: 2b00 cmp r3, #0
- 80165ba: d004 beq.n 80165c6 <xTaskGenericNotifyFromISR+0x66>
- {
- *pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
- 80165bc: 6b3b ldr r3, [r7, #48] @ 0x30
- 80165be: f8d3 20a0 ldr.w r2, [r3, #160] @ 0xa0
- 80165c2: 683b ldr r3, [r7, #0]
- 80165c4: 601a str r2, [r3, #0]
- }
- ucOriginalNotifyState = pxTCB->ucNotifyState;
- 80165c6: 6b3b ldr r3, [r7, #48] @ 0x30
- 80165c8: f893 30a4 ldrb.w r3, [r3, #164] @ 0xa4
- 80165cc: f887 302b strb.w r3, [r7, #43] @ 0x2b
- pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
- 80165d0: 6b3b ldr r3, [r7, #48] @ 0x30
- 80165d2: 2202 movs r2, #2
- 80165d4: f883 20a4 strb.w r2, [r3, #164] @ 0xa4
- switch( eAction )
- 80165d8: 79fb ldrb r3, [r7, #7]
- 80165da: 2b04 cmp r3, #4
- 80165dc: d82e bhi.n 801663c <xTaskGenericNotifyFromISR+0xdc>
- 80165de: a201 add r2, pc, #4 @ (adr r2, 80165e4 <xTaskGenericNotifyFromISR+0x84>)
- 80165e0: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 80165e4: 08016661 .word 0x08016661
- 80165e8: 080165f9 .word 0x080165f9
- 80165ec: 0801660b .word 0x0801660b
- 80165f0: 0801661b .word 0x0801661b
- 80165f4: 08016625 .word 0x08016625
- {
- case eSetBits :
- pxTCB->ulNotifiedValue |= ulValue;
- 80165f8: 6b3b ldr r3, [r7, #48] @ 0x30
- 80165fa: f8d3 20a0 ldr.w r2, [r3, #160] @ 0xa0
- 80165fe: 68bb ldr r3, [r7, #8]
- 8016600: 431a orrs r2, r3
- 8016602: 6b3b ldr r3, [r7, #48] @ 0x30
- 8016604: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- break;
- 8016608: e02d b.n 8016666 <xTaskGenericNotifyFromISR+0x106>
- case eIncrement :
- ( pxTCB->ulNotifiedValue )++;
- 801660a: 6b3b ldr r3, [r7, #48] @ 0x30
- 801660c: f8d3 30a0 ldr.w r3, [r3, #160] @ 0xa0
- 8016610: 1c5a adds r2, r3, #1
- 8016612: 6b3b ldr r3, [r7, #48] @ 0x30
- 8016614: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- break;
- 8016618: e025 b.n 8016666 <xTaskGenericNotifyFromISR+0x106>
- case eSetValueWithOverwrite :
- pxTCB->ulNotifiedValue = ulValue;
- 801661a: 6b3b ldr r3, [r7, #48] @ 0x30
- 801661c: 68ba ldr r2, [r7, #8]
- 801661e: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- break;
- 8016622: e020 b.n 8016666 <xTaskGenericNotifyFromISR+0x106>
- case eSetValueWithoutOverwrite :
- if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
- 8016624: f897 302b ldrb.w r3, [r7, #43] @ 0x2b
- 8016628: 2b02 cmp r3, #2
- 801662a: d004 beq.n 8016636 <xTaskGenericNotifyFromISR+0xd6>
- {
- pxTCB->ulNotifiedValue = ulValue;
- 801662c: 6b3b ldr r3, [r7, #48] @ 0x30
- 801662e: 68ba ldr r2, [r7, #8]
- 8016630: f8c3 20a0 str.w r2, [r3, #160] @ 0xa0
- else
- {
- /* The value could not be written to the task. */
- xReturn = pdFAIL;
- }
- break;
- 8016634: e017 b.n 8016666 <xTaskGenericNotifyFromISR+0x106>
- xReturn = pdFAIL;
- 8016636: 2300 movs r3, #0
- 8016638: 637b str r3, [r7, #52] @ 0x34
- break;
- 801663a: e014 b.n 8016666 <xTaskGenericNotifyFromISR+0x106>
- default:
- /* Should not get here if all enums are handled.
- Artificially force an assert by testing a value the
- compiler can't assume is const. */
- configASSERT( pxTCB->ulNotifiedValue == ~0UL );
- 801663c: 6b3b ldr r3, [r7, #48] @ 0x30
- 801663e: f8d3 30a0 ldr.w r3, [r3, #160] @ 0xa0
- 8016642: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8016646: d00d beq.n 8016664 <xTaskGenericNotifyFromISR+0x104>
- __asm volatile
- 8016648: f04f 0350 mov.w r3, #80 @ 0x50
- 801664c: f383 8811 msr BASEPRI, r3
- 8016650: f3bf 8f6f isb sy
- 8016654: f3bf 8f4f dsb sy
- 8016658: 61bb str r3, [r7, #24]
- }
- 801665a: bf00 nop
- 801665c: bf00 nop
- 801665e: e7fd b.n 801665c <xTaskGenericNotifyFromISR+0xfc>
- break;
- 8016660: bf00 nop
- 8016662: e000 b.n 8016666 <xTaskGenericNotifyFromISR+0x106>
- break;
- 8016664: bf00 nop
- traceTASK_NOTIFY_FROM_ISR();
- /* If the task is in the blocked state specifically to wait for a
- notification then unblock it now. */
- if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
- 8016666: f897 302b ldrb.w r3, [r7, #43] @ 0x2b
- 801666a: 2b01 cmp r3, #1
- 801666c: d147 bne.n 80166fe <xTaskGenericNotifyFromISR+0x19e>
- {
- /* The task should not have been on an event list. */
- configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
- 801666e: 6b3b ldr r3, [r7, #48] @ 0x30
- 8016670: 6a9b ldr r3, [r3, #40] @ 0x28
- 8016672: 2b00 cmp r3, #0
- 8016674: d00b beq.n 801668e <xTaskGenericNotifyFromISR+0x12e>
- __asm volatile
- 8016676: f04f 0350 mov.w r3, #80 @ 0x50
- 801667a: f383 8811 msr BASEPRI, r3
- 801667e: f3bf 8f6f isb sy
- 8016682: f3bf 8f4f dsb sy
- 8016686: 617b str r3, [r7, #20]
- }
- 8016688: bf00 nop
- 801668a: bf00 nop
- 801668c: e7fd b.n 801668a <xTaskGenericNotifyFromISR+0x12a>
- if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
- 801668e: 4b21 ldr r3, [pc, #132] @ (8016714 <xTaskGenericNotifyFromISR+0x1b4>)
- 8016690: 681b ldr r3, [r3, #0]
- 8016692: 2b00 cmp r3, #0
- 8016694: d11d bne.n 80166d2 <xTaskGenericNotifyFromISR+0x172>
- {
- ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
- 8016696: 6b3b ldr r3, [r7, #48] @ 0x30
- 8016698: 3304 adds r3, #4
- 801669a: 4618 mov r0, r3
- 801669c: f7fd fc92 bl 8013fc4 <uxListRemove>
- prvAddTaskToReadyList( pxTCB );
- 80166a0: 6b3b ldr r3, [r7, #48] @ 0x30
- 80166a2: 6ada ldr r2, [r3, #44] @ 0x2c
- 80166a4: 4b1c ldr r3, [pc, #112] @ (8016718 <xTaskGenericNotifyFromISR+0x1b8>)
- 80166a6: 681b ldr r3, [r3, #0]
- 80166a8: 429a cmp r2, r3
- 80166aa: d903 bls.n 80166b4 <xTaskGenericNotifyFromISR+0x154>
- 80166ac: 6b3b ldr r3, [r7, #48] @ 0x30
- 80166ae: 6adb ldr r3, [r3, #44] @ 0x2c
- 80166b0: 4a19 ldr r2, [pc, #100] @ (8016718 <xTaskGenericNotifyFromISR+0x1b8>)
- 80166b2: 6013 str r3, [r2, #0]
- 80166b4: 6b3b ldr r3, [r7, #48] @ 0x30
- 80166b6: 6ada ldr r2, [r3, #44] @ 0x2c
- 80166b8: 4613 mov r3, r2
- 80166ba: 009b lsls r3, r3, #2
- 80166bc: 4413 add r3, r2
- 80166be: 009b lsls r3, r3, #2
- 80166c0: 4a16 ldr r2, [pc, #88] @ (801671c <xTaskGenericNotifyFromISR+0x1bc>)
- 80166c2: 441a add r2, r3
- 80166c4: 6b3b ldr r3, [r7, #48] @ 0x30
- 80166c6: 3304 adds r3, #4
- 80166c8: 4619 mov r1, r3
- 80166ca: 4610 mov r0, r2
- 80166cc: f7fd fc1d bl 8013f0a <vListInsertEnd>
- 80166d0: e005 b.n 80166de <xTaskGenericNotifyFromISR+0x17e>
- }
- else
- {
- /* The delayed and ready lists cannot be accessed, so hold
- this task pending until the scheduler is resumed. */
- vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
- 80166d2: 6b3b ldr r3, [r7, #48] @ 0x30
- 80166d4: 3318 adds r3, #24
- 80166d6: 4619 mov r1, r3
- 80166d8: 4811 ldr r0, [pc, #68] @ (8016720 <xTaskGenericNotifyFromISR+0x1c0>)
- 80166da: f7fd fc16 bl 8013f0a <vListInsertEnd>
- }
- if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
- 80166de: 6b3b ldr r3, [r7, #48] @ 0x30
- 80166e0: 6ada ldr r2, [r3, #44] @ 0x2c
- 80166e2: 4b10 ldr r3, [pc, #64] @ (8016724 <xTaskGenericNotifyFromISR+0x1c4>)
- 80166e4: 681b ldr r3, [r3, #0]
- 80166e6: 6adb ldr r3, [r3, #44] @ 0x2c
- 80166e8: 429a cmp r2, r3
- 80166ea: d908 bls.n 80166fe <xTaskGenericNotifyFromISR+0x19e>
- {
- /* The notified task has a priority above the currently
- executing task so a yield is required. */
- if( pxHigherPriorityTaskWoken != NULL )
- 80166ec: 6c3b ldr r3, [r7, #64] @ 0x40
- 80166ee: 2b00 cmp r3, #0
- 80166f0: d002 beq.n 80166f8 <xTaskGenericNotifyFromISR+0x198>
- {
- *pxHigherPriorityTaskWoken = pdTRUE;
- 80166f2: 6c3b ldr r3, [r7, #64] @ 0x40
- 80166f4: 2201 movs r2, #1
- 80166f6: 601a str r2, [r3, #0]
- }
- /* Mark that a yield is pending in case the user is not
- using the "xHigherPriorityTaskWoken" parameter to an ISR
- safe FreeRTOS function. */
- xYieldPending = pdTRUE;
- 80166f8: 4b0b ldr r3, [pc, #44] @ (8016728 <xTaskGenericNotifyFromISR+0x1c8>)
- 80166fa: 2201 movs r2, #1
- 80166fc: 601a str r2, [r3, #0]
- 80166fe: 6afb ldr r3, [r7, #44] @ 0x2c
- 8016700: 613b str r3, [r7, #16]
- __asm volatile
- 8016702: 693b ldr r3, [r7, #16]
- 8016704: f383 8811 msr BASEPRI, r3
- }
- 8016708: bf00 nop
- }
- }
- }
- portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
- return xReturn;
- 801670a: 6b7b ldr r3, [r7, #52] @ 0x34
- }
- 801670c: 4618 mov r0, r3
- 801670e: 3738 adds r7, #56 @ 0x38
- 8016710: 46bd mov sp, r7
- 8016712: bd80 pop {r7, pc}
- 8016714: 24002b3c .word 0x24002b3c
- 8016718: 24002b1c .word 0x24002b1c
- 801671c: 24002644 .word 0x24002644
- 8016720: 24002ad4 .word 0x24002ad4
- 8016724: 24002640 .word 0x24002640
- 8016728: 24002b28 .word 0x24002b28
- 0801672c <xTaskNotifyStateClear>:
- /*-----------------------------------------------------------*/
- #if( configUSE_TASK_NOTIFICATIONS == 1 )
- BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
- {
- 801672c: b580 push {r7, lr}
- 801672e: b084 sub sp, #16
- 8016730: af00 add r7, sp, #0
- 8016732: 6078 str r0, [r7, #4]
- TCB_t *pxTCB;
- BaseType_t xReturn;
- /* If null is passed in here then it is the calling task that is having
- its notification state cleared. */
- pxTCB = prvGetTCBFromHandle( xTask );
- 8016734: 687b ldr r3, [r7, #4]
- 8016736: 2b00 cmp r3, #0
- 8016738: d102 bne.n 8016740 <xTaskNotifyStateClear+0x14>
- 801673a: 4b0e ldr r3, [pc, #56] @ (8016774 <xTaskNotifyStateClear+0x48>)
- 801673c: 681b ldr r3, [r3, #0]
- 801673e: e000 b.n 8016742 <xTaskNotifyStateClear+0x16>
- 8016740: 687b ldr r3, [r7, #4]
- 8016742: 60bb str r3, [r7, #8]
- taskENTER_CRITICAL();
- 8016744: f000 fde0 bl 8017308 <vPortEnterCritical>
- {
- if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
- 8016748: 68bb ldr r3, [r7, #8]
- 801674a: f893 30a4 ldrb.w r3, [r3, #164] @ 0xa4
- 801674e: b2db uxtb r3, r3
- 8016750: 2b02 cmp r3, #2
- 8016752: d106 bne.n 8016762 <xTaskNotifyStateClear+0x36>
- {
- pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
- 8016754: 68bb ldr r3, [r7, #8]
- 8016756: 2200 movs r2, #0
- 8016758: f883 20a4 strb.w r2, [r3, #164] @ 0xa4
- xReturn = pdPASS;
- 801675c: 2301 movs r3, #1
- 801675e: 60fb str r3, [r7, #12]
- 8016760: e001 b.n 8016766 <xTaskNotifyStateClear+0x3a>
- }
- else
- {
- xReturn = pdFAIL;
- 8016762: 2300 movs r3, #0
- 8016764: 60fb str r3, [r7, #12]
- }
- }
- taskEXIT_CRITICAL();
- 8016766: f000 fe01 bl 801736c <vPortExitCritical>
- return xReturn;
- 801676a: 68fb ldr r3, [r7, #12]
- }
- 801676c: 4618 mov r0, r3
- 801676e: 3710 adds r7, #16
- 8016770: 46bd mov sp, r7
- 8016772: bd80 pop {r7, pc}
- 8016774: 24002640 .word 0x24002640
- 08016778 <prvAddCurrentTaskToDelayedList>:
- #endif
- /*-----------------------------------------------------------*/
- static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
- {
- 8016778: b580 push {r7, lr}
- 801677a: b084 sub sp, #16
- 801677c: af00 add r7, sp, #0
- 801677e: 6078 str r0, [r7, #4]
- 8016780: 6039 str r1, [r7, #0]
- TickType_t xTimeToWake;
- const TickType_t xConstTickCount = xTickCount;
- 8016782: 4b21 ldr r3, [pc, #132] @ (8016808 <prvAddCurrentTaskToDelayedList+0x90>)
- 8016784: 681b ldr r3, [r3, #0]
- 8016786: 60fb str r3, [r7, #12]
- }
- #endif
- /* Remove the task from the ready list before adding it to the blocked list
- as the same list item is used for both lists. */
- if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
- 8016788: 4b20 ldr r3, [pc, #128] @ (801680c <prvAddCurrentTaskToDelayedList+0x94>)
- 801678a: 681b ldr r3, [r3, #0]
- 801678c: 3304 adds r3, #4
- 801678e: 4618 mov r0, r3
- 8016790: f7fd fc18 bl 8013fc4 <uxListRemove>
- mtCOVERAGE_TEST_MARKER();
- }
- #if ( INCLUDE_vTaskSuspend == 1 )
- {
- if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
- 8016794: 687b ldr r3, [r7, #4]
- 8016796: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 801679a: d10a bne.n 80167b2 <prvAddCurrentTaskToDelayedList+0x3a>
- 801679c: 683b ldr r3, [r7, #0]
- 801679e: 2b00 cmp r3, #0
- 80167a0: d007 beq.n 80167b2 <prvAddCurrentTaskToDelayedList+0x3a>
- {
- /* Add the task to the suspended task list instead of a delayed task
- list to ensure it is not woken by a timing event. It will block
- indefinitely. */
- vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
- 80167a2: 4b1a ldr r3, [pc, #104] @ (801680c <prvAddCurrentTaskToDelayedList+0x94>)
- 80167a4: 681b ldr r3, [r3, #0]
- 80167a6: 3304 adds r3, #4
- 80167a8: 4619 mov r1, r3
- 80167aa: 4819 ldr r0, [pc, #100] @ (8016810 <prvAddCurrentTaskToDelayedList+0x98>)
- 80167ac: f7fd fbad bl 8013f0a <vListInsertEnd>
- /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
- ( void ) xCanBlockIndefinitely;
- }
- #endif /* INCLUDE_vTaskSuspend */
- }
- 80167b0: e026 b.n 8016800 <prvAddCurrentTaskToDelayedList+0x88>
- xTimeToWake = xConstTickCount + xTicksToWait;
- 80167b2: 68fa ldr r2, [r7, #12]
- 80167b4: 687b ldr r3, [r7, #4]
- 80167b6: 4413 add r3, r2
- 80167b8: 60bb str r3, [r7, #8]
- listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
- 80167ba: 4b14 ldr r3, [pc, #80] @ (801680c <prvAddCurrentTaskToDelayedList+0x94>)
- 80167bc: 681b ldr r3, [r3, #0]
- 80167be: 68ba ldr r2, [r7, #8]
- 80167c0: 605a str r2, [r3, #4]
- if( xTimeToWake < xConstTickCount )
- 80167c2: 68ba ldr r2, [r7, #8]
- 80167c4: 68fb ldr r3, [r7, #12]
- 80167c6: 429a cmp r2, r3
- 80167c8: d209 bcs.n 80167de <prvAddCurrentTaskToDelayedList+0x66>
- vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
- 80167ca: 4b12 ldr r3, [pc, #72] @ (8016814 <prvAddCurrentTaskToDelayedList+0x9c>)
- 80167cc: 681a ldr r2, [r3, #0]
- 80167ce: 4b0f ldr r3, [pc, #60] @ (801680c <prvAddCurrentTaskToDelayedList+0x94>)
- 80167d0: 681b ldr r3, [r3, #0]
- 80167d2: 3304 adds r3, #4
- 80167d4: 4619 mov r1, r3
- 80167d6: 4610 mov r0, r2
- 80167d8: f7fd fbbb bl 8013f52 <vListInsert>
- }
- 80167dc: e010 b.n 8016800 <prvAddCurrentTaskToDelayedList+0x88>
- vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
- 80167de: 4b0e ldr r3, [pc, #56] @ (8016818 <prvAddCurrentTaskToDelayedList+0xa0>)
- 80167e0: 681a ldr r2, [r3, #0]
- 80167e2: 4b0a ldr r3, [pc, #40] @ (801680c <prvAddCurrentTaskToDelayedList+0x94>)
- 80167e4: 681b ldr r3, [r3, #0]
- 80167e6: 3304 adds r3, #4
- 80167e8: 4619 mov r1, r3
- 80167ea: 4610 mov r0, r2
- 80167ec: f7fd fbb1 bl 8013f52 <vListInsert>
- if( xTimeToWake < xNextTaskUnblockTime )
- 80167f0: 4b0a ldr r3, [pc, #40] @ (801681c <prvAddCurrentTaskToDelayedList+0xa4>)
- 80167f2: 681b ldr r3, [r3, #0]
- 80167f4: 68ba ldr r2, [r7, #8]
- 80167f6: 429a cmp r2, r3
- 80167f8: d202 bcs.n 8016800 <prvAddCurrentTaskToDelayedList+0x88>
- xNextTaskUnblockTime = xTimeToWake;
- 80167fa: 4a08 ldr r2, [pc, #32] @ (801681c <prvAddCurrentTaskToDelayedList+0xa4>)
- 80167fc: 68bb ldr r3, [r7, #8]
- 80167fe: 6013 str r3, [r2, #0]
- }
- 8016800: bf00 nop
- 8016802: 3710 adds r7, #16
- 8016804: 46bd mov sp, r7
- 8016806: bd80 pop {r7, pc}
- 8016808: 24002b18 .word 0x24002b18
- 801680c: 24002640 .word 0x24002640
- 8016810: 24002b00 .word 0x24002b00
- 8016814: 24002ad0 .word 0x24002ad0
- 8016818: 24002acc .word 0x24002acc
- 801681c: 24002b34 .word 0x24002b34
- 08016820 <xTimerCreateTimerTask>:
- TimerCallbackFunction_t pxCallbackFunction,
- Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
- /*-----------------------------------------------------------*/
- BaseType_t xTimerCreateTimerTask( void )
- {
- 8016820: b580 push {r7, lr}
- 8016822: b08a sub sp, #40 @ 0x28
- 8016824: af04 add r7, sp, #16
- BaseType_t xReturn = pdFAIL;
- 8016826: 2300 movs r3, #0
- 8016828: 617b str r3, [r7, #20]
- /* This function is called when the scheduler is started if
- configUSE_TIMERS is set to 1. Check that the infrastructure used by the
- timer service task has been created/initialised. If timers have already
- been created then the initialisation will already have been performed. */
- prvCheckForValidListAndQueue();
- 801682a: f000 fbb1 bl 8016f90 <prvCheckForValidListAndQueue>
- if( xTimerQueue != NULL )
- 801682e: 4b1d ldr r3, [pc, #116] @ (80168a4 <xTimerCreateTimerTask+0x84>)
- 8016830: 681b ldr r3, [r3, #0]
- 8016832: 2b00 cmp r3, #0
- 8016834: d021 beq.n 801687a <xTimerCreateTimerTask+0x5a>
- {
- #if( configSUPPORT_STATIC_ALLOCATION == 1 )
- {
- StaticTask_t *pxTimerTaskTCBBuffer = NULL;
- 8016836: 2300 movs r3, #0
- 8016838: 60fb str r3, [r7, #12]
- StackType_t *pxTimerTaskStackBuffer = NULL;
- 801683a: 2300 movs r3, #0
- 801683c: 60bb str r3, [r7, #8]
- uint32_t ulTimerTaskStackSize;
- vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
- 801683e: 1d3a adds r2, r7, #4
- 8016840: f107 0108 add.w r1, r7, #8
- 8016844: f107 030c add.w r3, r7, #12
- 8016848: 4618 mov r0, r3
- 801684a: f7fd fb17 bl 8013e7c <vApplicationGetTimerTaskMemory>
- xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
- 801684e: 6879 ldr r1, [r7, #4]
- 8016850: 68bb ldr r3, [r7, #8]
- 8016852: 68fa ldr r2, [r7, #12]
- 8016854: 9202 str r2, [sp, #8]
- 8016856: 9301 str r3, [sp, #4]
- 8016858: 2302 movs r3, #2
- 801685a: 9300 str r3, [sp, #0]
- 801685c: 2300 movs r3, #0
- 801685e: 460a mov r2, r1
- 8016860: 4911 ldr r1, [pc, #68] @ (80168a8 <xTimerCreateTimerTask+0x88>)
- 8016862: 4812 ldr r0, [pc, #72] @ (80168ac <xTimerCreateTimerTask+0x8c>)
- 8016864: f7fe fd2f bl 80152c6 <xTaskCreateStatic>
- 8016868: 4603 mov r3, r0
- 801686a: 4a11 ldr r2, [pc, #68] @ (80168b0 <xTimerCreateTimerTask+0x90>)
- 801686c: 6013 str r3, [r2, #0]
- NULL,
- ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
- pxTimerTaskStackBuffer,
- pxTimerTaskTCBBuffer );
- if( xTimerTaskHandle != NULL )
- 801686e: 4b10 ldr r3, [pc, #64] @ (80168b0 <xTimerCreateTimerTask+0x90>)
- 8016870: 681b ldr r3, [r3, #0]
- 8016872: 2b00 cmp r3, #0
- 8016874: d001 beq.n 801687a <xTimerCreateTimerTask+0x5a>
- {
- xReturn = pdPASS;
- 8016876: 2301 movs r3, #1
- 8016878: 617b str r3, [r7, #20]
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- configASSERT( xReturn );
- 801687a: 697b ldr r3, [r7, #20]
- 801687c: 2b00 cmp r3, #0
- 801687e: d10b bne.n 8016898 <xTimerCreateTimerTask+0x78>
- __asm volatile
- 8016880: f04f 0350 mov.w r3, #80 @ 0x50
- 8016884: f383 8811 msr BASEPRI, r3
- 8016888: f3bf 8f6f isb sy
- 801688c: f3bf 8f4f dsb sy
- 8016890: 613b str r3, [r7, #16]
- }
- 8016892: bf00 nop
- 8016894: bf00 nop
- 8016896: e7fd b.n 8016894 <xTimerCreateTimerTask+0x74>
- return xReturn;
- 8016898: 697b ldr r3, [r7, #20]
- }
- 801689a: 4618 mov r0, r3
- 801689c: 3718 adds r7, #24
- 801689e: 46bd mov sp, r7
- 80168a0: bd80 pop {r7, pc}
- 80168a2: bf00 nop
- 80168a4: 24002b70 .word 0x24002b70
- 80168a8: 08018954 .word 0x08018954
- 80168ac: 08016b29 .word 0x08016b29
- 80168b0: 24002b74 .word 0x24002b74
- 080168b4 <xTimerCreate>:
- TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
- const TickType_t xTimerPeriodInTicks,
- const UBaseType_t uxAutoReload,
- void * const pvTimerID,
- TimerCallbackFunction_t pxCallbackFunction )
- {
- 80168b4: b580 push {r7, lr}
- 80168b6: b088 sub sp, #32
- 80168b8: af02 add r7, sp, #8
- 80168ba: 60f8 str r0, [r7, #12]
- 80168bc: 60b9 str r1, [r7, #8]
- 80168be: 607a str r2, [r7, #4]
- 80168c0: 603b str r3, [r7, #0]
- Timer_t *pxNewTimer;
- pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
- 80168c2: 202c movs r0, #44 @ 0x2c
- 80168c4: f000 fe42 bl 801754c <pvPortMalloc>
- 80168c8: 6178 str r0, [r7, #20]
- if( pxNewTimer != NULL )
- 80168ca: 697b ldr r3, [r7, #20]
- 80168cc: 2b00 cmp r3, #0
- 80168ce: d00d beq.n 80168ec <xTimerCreate+0x38>
- {
- /* Status is thus far zero as the timer is not created statically
- and has not been started. The auto-reload bit may get set in
- prvInitialiseNewTimer. */
- pxNewTimer->ucStatus = 0x00;
- 80168d0: 697b ldr r3, [r7, #20]
- 80168d2: 2200 movs r2, #0
- 80168d4: f883 2028 strb.w r2, [r3, #40] @ 0x28
- prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
- 80168d8: 697b ldr r3, [r7, #20]
- 80168da: 9301 str r3, [sp, #4]
- 80168dc: 6a3b ldr r3, [r7, #32]
- 80168de: 9300 str r3, [sp, #0]
- 80168e0: 683b ldr r3, [r7, #0]
- 80168e2: 687a ldr r2, [r7, #4]
- 80168e4: 68b9 ldr r1, [r7, #8]
- 80168e6: 68f8 ldr r0, [r7, #12]
- 80168e8: f000 f845 bl 8016976 <prvInitialiseNewTimer>
- }
- return pxNewTimer;
- 80168ec: 697b ldr r3, [r7, #20]
- }
- 80168ee: 4618 mov r0, r3
- 80168f0: 3718 adds r7, #24
- 80168f2: 46bd mov sp, r7
- 80168f4: bd80 pop {r7, pc}
- 080168f6 <xTimerCreateStatic>:
- const TickType_t xTimerPeriodInTicks,
- const UBaseType_t uxAutoReload,
- void * const pvTimerID,
- TimerCallbackFunction_t pxCallbackFunction,
- StaticTimer_t *pxTimerBuffer )
- {
- 80168f6: b580 push {r7, lr}
- 80168f8: b08a sub sp, #40 @ 0x28
- 80168fa: af02 add r7, sp, #8
- 80168fc: 60f8 str r0, [r7, #12]
- 80168fe: 60b9 str r1, [r7, #8]
- 8016900: 607a str r2, [r7, #4]
- 8016902: 603b str r3, [r7, #0]
- #if( configASSERT_DEFINED == 1 )
- {
- /* Sanity check that the size of the structure used to declare a
- variable of type StaticTimer_t equals the size of the real timer
- structure. */
- volatile size_t xSize = sizeof( StaticTimer_t );
- 8016904: 232c movs r3, #44 @ 0x2c
- 8016906: 613b str r3, [r7, #16]
- configASSERT( xSize == sizeof( Timer_t ) );
- 8016908: 693b ldr r3, [r7, #16]
- 801690a: 2b2c cmp r3, #44 @ 0x2c
- 801690c: d00b beq.n 8016926 <xTimerCreateStatic+0x30>
- __asm volatile
- 801690e: f04f 0350 mov.w r3, #80 @ 0x50
- 8016912: f383 8811 msr BASEPRI, r3
- 8016916: f3bf 8f6f isb sy
- 801691a: f3bf 8f4f dsb sy
- 801691e: 61bb str r3, [r7, #24]
- }
- 8016920: bf00 nop
- 8016922: bf00 nop
- 8016924: e7fd b.n 8016922 <xTimerCreateStatic+0x2c>
- ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
- 8016926: 693b ldr r3, [r7, #16]
- }
- #endif /* configASSERT_DEFINED */
- /* A pointer to a StaticTimer_t structure MUST be provided, use it. */
- configASSERT( pxTimerBuffer );
- 8016928: 6afb ldr r3, [r7, #44] @ 0x2c
- 801692a: 2b00 cmp r3, #0
- 801692c: d10b bne.n 8016946 <xTimerCreateStatic+0x50>
- __asm volatile
- 801692e: f04f 0350 mov.w r3, #80 @ 0x50
- 8016932: f383 8811 msr BASEPRI, r3
- 8016936: f3bf 8f6f isb sy
- 801693a: f3bf 8f4f dsb sy
- 801693e: 617b str r3, [r7, #20]
- }
- 8016940: bf00 nop
- 8016942: bf00 nop
- 8016944: e7fd b.n 8016942 <xTimerCreateStatic+0x4c>
- pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
- 8016946: 6afb ldr r3, [r7, #44] @ 0x2c
- 8016948: 61fb str r3, [r7, #28]
- if( pxNewTimer != NULL )
- 801694a: 69fb ldr r3, [r7, #28]
- 801694c: 2b00 cmp r3, #0
- 801694e: d00d beq.n 801696c <xTimerCreateStatic+0x76>
- {
- /* Timers can be created statically or dynamically so note this
- timer was created statically in case it is later deleted. The
- auto-reload bit may get set in prvInitialiseNewTimer(). */
- pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
- 8016950: 69fb ldr r3, [r7, #28]
- 8016952: 2202 movs r2, #2
- 8016954: f883 2028 strb.w r2, [r3, #40] @ 0x28
- prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
- 8016958: 69fb ldr r3, [r7, #28]
- 801695a: 9301 str r3, [sp, #4]
- 801695c: 6abb ldr r3, [r7, #40] @ 0x28
- 801695e: 9300 str r3, [sp, #0]
- 8016960: 683b ldr r3, [r7, #0]
- 8016962: 687a ldr r2, [r7, #4]
- 8016964: 68b9 ldr r1, [r7, #8]
- 8016966: 68f8 ldr r0, [r7, #12]
- 8016968: f000 f805 bl 8016976 <prvInitialiseNewTimer>
- }
- return pxNewTimer;
- 801696c: 69fb ldr r3, [r7, #28]
- }
- 801696e: 4618 mov r0, r3
- 8016970: 3720 adds r7, #32
- 8016972: 46bd mov sp, r7
- 8016974: bd80 pop {r7, pc}
- 08016976 <prvInitialiseNewTimer>:
- const TickType_t xTimerPeriodInTicks,
- const UBaseType_t uxAutoReload,
- void * const pvTimerID,
- TimerCallbackFunction_t pxCallbackFunction,
- Timer_t *pxNewTimer )
- {
- 8016976: b580 push {r7, lr}
- 8016978: b086 sub sp, #24
- 801697a: af00 add r7, sp, #0
- 801697c: 60f8 str r0, [r7, #12]
- 801697e: 60b9 str r1, [r7, #8]
- 8016980: 607a str r2, [r7, #4]
- 8016982: 603b str r3, [r7, #0]
- /* 0 is not a valid value for xTimerPeriodInTicks. */
- configASSERT( ( xTimerPeriodInTicks > 0 ) );
- 8016984: 68bb ldr r3, [r7, #8]
- 8016986: 2b00 cmp r3, #0
- 8016988: d10b bne.n 80169a2 <prvInitialiseNewTimer+0x2c>
- __asm volatile
- 801698a: f04f 0350 mov.w r3, #80 @ 0x50
- 801698e: f383 8811 msr BASEPRI, r3
- 8016992: f3bf 8f6f isb sy
- 8016996: f3bf 8f4f dsb sy
- 801699a: 617b str r3, [r7, #20]
- }
- 801699c: bf00 nop
- 801699e: bf00 nop
- 80169a0: e7fd b.n 801699e <prvInitialiseNewTimer+0x28>
- if( pxNewTimer != NULL )
- 80169a2: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169a4: 2b00 cmp r3, #0
- 80169a6: d01e beq.n 80169e6 <prvInitialiseNewTimer+0x70>
- {
- /* Ensure the infrastructure used by the timer service task has been
- created/initialised. */
- prvCheckForValidListAndQueue();
- 80169a8: f000 faf2 bl 8016f90 <prvCheckForValidListAndQueue>
- /* Initialise the timer structure members using the function
- parameters. */
- pxNewTimer->pcTimerName = pcTimerName;
- 80169ac: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169ae: 68fa ldr r2, [r7, #12]
- 80169b0: 601a str r2, [r3, #0]
- pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
- 80169b2: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169b4: 68ba ldr r2, [r7, #8]
- 80169b6: 619a str r2, [r3, #24]
- pxNewTimer->pvTimerID = pvTimerID;
- 80169b8: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169ba: 683a ldr r2, [r7, #0]
- 80169bc: 61da str r2, [r3, #28]
- pxNewTimer->pxCallbackFunction = pxCallbackFunction;
- 80169be: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169c0: 6a3a ldr r2, [r7, #32]
- 80169c2: 621a str r2, [r3, #32]
- vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
- 80169c4: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169c6: 3304 adds r3, #4
- 80169c8: 4618 mov r0, r3
- 80169ca: f7fd fa91 bl 8013ef0 <vListInitialiseItem>
- if( uxAutoReload != pdFALSE )
- 80169ce: 687b ldr r3, [r7, #4]
- 80169d0: 2b00 cmp r3, #0
- 80169d2: d008 beq.n 80169e6 <prvInitialiseNewTimer+0x70>
- {
- pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
- 80169d4: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169d6: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 80169da: f043 0304 orr.w r3, r3, #4
- 80169de: b2da uxtb r2, r3
- 80169e0: 6a7b ldr r3, [r7, #36] @ 0x24
- 80169e2: f883 2028 strb.w r2, [r3, #40] @ 0x28
- }
- traceTIMER_CREATE( pxNewTimer );
- }
- }
- 80169e6: bf00 nop
- 80169e8: 3718 adds r7, #24
- 80169ea: 46bd mov sp, r7
- 80169ec: bd80 pop {r7, pc}
- ...
- 080169f0 <xTimerGenericCommand>:
- /*-----------------------------------------------------------*/
- BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
- {
- 80169f0: b580 push {r7, lr}
- 80169f2: b08a sub sp, #40 @ 0x28
- 80169f4: af00 add r7, sp, #0
- 80169f6: 60f8 str r0, [r7, #12]
- 80169f8: 60b9 str r1, [r7, #8]
- 80169fa: 607a str r2, [r7, #4]
- 80169fc: 603b str r3, [r7, #0]
- BaseType_t xReturn = pdFAIL;
- 80169fe: 2300 movs r3, #0
- 8016a00: 627b str r3, [r7, #36] @ 0x24
- DaemonTaskMessage_t xMessage;
- configASSERT( xTimer );
- 8016a02: 68fb ldr r3, [r7, #12]
- 8016a04: 2b00 cmp r3, #0
- 8016a06: d10b bne.n 8016a20 <xTimerGenericCommand+0x30>
- __asm volatile
- 8016a08: f04f 0350 mov.w r3, #80 @ 0x50
- 8016a0c: f383 8811 msr BASEPRI, r3
- 8016a10: f3bf 8f6f isb sy
- 8016a14: f3bf 8f4f dsb sy
- 8016a18: 623b str r3, [r7, #32]
- }
- 8016a1a: bf00 nop
- 8016a1c: bf00 nop
- 8016a1e: e7fd b.n 8016a1c <xTimerGenericCommand+0x2c>
- /* Send a message to the timer service task to perform a particular action
- on a particular timer definition. */
- if( xTimerQueue != NULL )
- 8016a20: 4b19 ldr r3, [pc, #100] @ (8016a88 <xTimerGenericCommand+0x98>)
- 8016a22: 681b ldr r3, [r3, #0]
- 8016a24: 2b00 cmp r3, #0
- 8016a26: d02a beq.n 8016a7e <xTimerGenericCommand+0x8e>
- {
- /* Send a command to the timer service task to start the xTimer timer. */
- xMessage.xMessageID = xCommandID;
- 8016a28: 68bb ldr r3, [r7, #8]
- 8016a2a: 613b str r3, [r7, #16]
- xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
- 8016a2c: 687b ldr r3, [r7, #4]
- 8016a2e: 617b str r3, [r7, #20]
- xMessage.u.xTimerParameters.pxTimer = xTimer;
- 8016a30: 68fb ldr r3, [r7, #12]
- 8016a32: 61bb str r3, [r7, #24]
- if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
- 8016a34: 68bb ldr r3, [r7, #8]
- 8016a36: 2b05 cmp r3, #5
- 8016a38: dc18 bgt.n 8016a6c <xTimerGenericCommand+0x7c>
- {
- if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
- 8016a3a: f7ff fae1 bl 8016000 <xTaskGetSchedulerState>
- 8016a3e: 4603 mov r3, r0
- 8016a40: 2b02 cmp r3, #2
- 8016a42: d109 bne.n 8016a58 <xTimerGenericCommand+0x68>
- {
- xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
- 8016a44: 4b10 ldr r3, [pc, #64] @ (8016a88 <xTimerGenericCommand+0x98>)
- 8016a46: 6818 ldr r0, [r3, #0]
- 8016a48: f107 0110 add.w r1, r7, #16
- 8016a4c: 2300 movs r3, #0
- 8016a4e: 6b3a ldr r2, [r7, #48] @ 0x30
- 8016a50: f7fd fce0 bl 8014414 <xQueueGenericSend>
- 8016a54: 6278 str r0, [r7, #36] @ 0x24
- 8016a56: e012 b.n 8016a7e <xTimerGenericCommand+0x8e>
- }
- else
- {
- xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
- 8016a58: 4b0b ldr r3, [pc, #44] @ (8016a88 <xTimerGenericCommand+0x98>)
- 8016a5a: 6818 ldr r0, [r3, #0]
- 8016a5c: f107 0110 add.w r1, r7, #16
- 8016a60: 2300 movs r3, #0
- 8016a62: 2200 movs r2, #0
- 8016a64: f7fd fcd6 bl 8014414 <xQueueGenericSend>
- 8016a68: 6278 str r0, [r7, #36] @ 0x24
- 8016a6a: e008 b.n 8016a7e <xTimerGenericCommand+0x8e>
- }
- }
- else
- {
- xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
- 8016a6c: 4b06 ldr r3, [pc, #24] @ (8016a88 <xTimerGenericCommand+0x98>)
- 8016a6e: 6818 ldr r0, [r3, #0]
- 8016a70: f107 0110 add.w r1, r7, #16
- 8016a74: 2300 movs r3, #0
- 8016a76: 683a ldr r2, [r7, #0]
- 8016a78: f7fd fdce bl 8014618 <xQueueGenericSendFromISR>
- 8016a7c: 6278 str r0, [r7, #36] @ 0x24
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- return xReturn;
- 8016a7e: 6a7b ldr r3, [r7, #36] @ 0x24
- }
- 8016a80: 4618 mov r0, r3
- 8016a82: 3728 adds r7, #40 @ 0x28
- 8016a84: 46bd mov sp, r7
- 8016a86: bd80 pop {r7, pc}
- 8016a88: 24002b70 .word 0x24002b70
- 08016a8c <prvProcessExpiredTimer>:
- return pxTimer->pcTimerName;
- }
- /*-----------------------------------------------------------*/
- static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
- {
- 8016a8c: b580 push {r7, lr}
- 8016a8e: b088 sub sp, #32
- 8016a90: af02 add r7, sp, #8
- 8016a92: 6078 str r0, [r7, #4]
- 8016a94: 6039 str r1, [r7, #0]
- BaseType_t xResult;
- Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 8016a96: 4b23 ldr r3, [pc, #140] @ (8016b24 <prvProcessExpiredTimer+0x98>)
- 8016a98: 681b ldr r3, [r3, #0]
- 8016a9a: 68db ldr r3, [r3, #12]
- 8016a9c: 68db ldr r3, [r3, #12]
- 8016a9e: 617b str r3, [r7, #20]
- /* Remove the timer from the list of active timers. A check has already
- been performed to ensure the list is not empty. */
- ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
- 8016aa0: 697b ldr r3, [r7, #20]
- 8016aa2: 3304 adds r3, #4
- 8016aa4: 4618 mov r0, r3
- 8016aa6: f7fd fa8d bl 8013fc4 <uxListRemove>
- traceTIMER_EXPIRED( pxTimer );
- /* If the timer is an auto-reload timer then calculate the next
- expiry time and re-insert the timer in the list of active timers. */
- if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
- 8016aaa: 697b ldr r3, [r7, #20]
- 8016aac: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016ab0: f003 0304 and.w r3, r3, #4
- 8016ab4: 2b00 cmp r3, #0
- 8016ab6: d023 beq.n 8016b00 <prvProcessExpiredTimer+0x74>
- {
- /* The timer is inserted into a list using a time relative to anything
- other than the current time. It will therefore be inserted into the
- correct list relative to the time this task thinks it is now. */
- if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
- 8016ab8: 697b ldr r3, [r7, #20]
- 8016aba: 699a ldr r2, [r3, #24]
- 8016abc: 687b ldr r3, [r7, #4]
- 8016abe: 18d1 adds r1, r2, r3
- 8016ac0: 687b ldr r3, [r7, #4]
- 8016ac2: 683a ldr r2, [r7, #0]
- 8016ac4: 6978 ldr r0, [r7, #20]
- 8016ac6: f000 f8d5 bl 8016c74 <prvInsertTimerInActiveList>
- 8016aca: 4603 mov r3, r0
- 8016acc: 2b00 cmp r3, #0
- 8016ace: d020 beq.n 8016b12 <prvProcessExpiredTimer+0x86>
- {
- /* The timer expired before it was added to the active timer
- list. Reload it now. */
- xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
- 8016ad0: 2300 movs r3, #0
- 8016ad2: 9300 str r3, [sp, #0]
- 8016ad4: 2300 movs r3, #0
- 8016ad6: 687a ldr r2, [r7, #4]
- 8016ad8: 2100 movs r1, #0
- 8016ada: 6978 ldr r0, [r7, #20]
- 8016adc: f7ff ff88 bl 80169f0 <xTimerGenericCommand>
- 8016ae0: 6138 str r0, [r7, #16]
- configASSERT( xResult );
- 8016ae2: 693b ldr r3, [r7, #16]
- 8016ae4: 2b00 cmp r3, #0
- 8016ae6: d114 bne.n 8016b12 <prvProcessExpiredTimer+0x86>
- __asm volatile
- 8016ae8: f04f 0350 mov.w r3, #80 @ 0x50
- 8016aec: f383 8811 msr BASEPRI, r3
- 8016af0: f3bf 8f6f isb sy
- 8016af4: f3bf 8f4f dsb sy
- 8016af8: 60fb str r3, [r7, #12]
- }
- 8016afa: bf00 nop
- 8016afc: bf00 nop
- 8016afe: e7fd b.n 8016afc <prvProcessExpiredTimer+0x70>
- mtCOVERAGE_TEST_MARKER();
- }
- }
- else
- {
- pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
- 8016b00: 697b ldr r3, [r7, #20]
- 8016b02: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016b06: f023 0301 bic.w r3, r3, #1
- 8016b0a: b2da uxtb r2, r3
- 8016b0c: 697b ldr r3, [r7, #20]
- 8016b0e: f883 2028 strb.w r2, [r3, #40] @ 0x28
- mtCOVERAGE_TEST_MARKER();
- }
- /* Call the timer callback. */
- pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
- 8016b12: 697b ldr r3, [r7, #20]
- 8016b14: 6a1b ldr r3, [r3, #32]
- 8016b16: 6978 ldr r0, [r7, #20]
- 8016b18: 4798 blx r3
- }
- 8016b1a: bf00 nop
- 8016b1c: 3718 adds r7, #24
- 8016b1e: 46bd mov sp, r7
- 8016b20: bd80 pop {r7, pc}
- 8016b22: bf00 nop
- 8016b24: 24002b68 .word 0x24002b68
- 08016b28 <prvTimerTask>:
- /*-----------------------------------------------------------*/
- static portTASK_FUNCTION( prvTimerTask, pvParameters )
- {
- 8016b28: b580 push {r7, lr}
- 8016b2a: b084 sub sp, #16
- 8016b2c: af00 add r7, sp, #0
- 8016b2e: 6078 str r0, [r7, #4]
- for( ;; )
- {
- /* Query the timers list to see if it contains any timers, and if so,
- obtain the time at which the next timer will expire. */
- xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
- 8016b30: f107 0308 add.w r3, r7, #8
- 8016b34: 4618 mov r0, r3
- 8016b36: f000 f859 bl 8016bec <prvGetNextExpireTime>
- 8016b3a: 60f8 str r0, [r7, #12]
- /* If a timer has expired, process it. Otherwise, block this task
- until either a timer does expire, or a command is received. */
- prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
- 8016b3c: 68bb ldr r3, [r7, #8]
- 8016b3e: 4619 mov r1, r3
- 8016b40: 68f8 ldr r0, [r7, #12]
- 8016b42: f000 f805 bl 8016b50 <prvProcessTimerOrBlockTask>
- /* Empty the command queue. */
- prvProcessReceivedCommands();
- 8016b46: f000 f8d7 bl 8016cf8 <prvProcessReceivedCommands>
- xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
- 8016b4a: bf00 nop
- 8016b4c: e7f0 b.n 8016b30 <prvTimerTask+0x8>
- ...
- 08016b50 <prvProcessTimerOrBlockTask>:
- }
- }
- /*-----------------------------------------------------------*/
- static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
- {
- 8016b50: b580 push {r7, lr}
- 8016b52: b084 sub sp, #16
- 8016b54: af00 add r7, sp, #0
- 8016b56: 6078 str r0, [r7, #4]
- 8016b58: 6039 str r1, [r7, #0]
- TickType_t xTimeNow;
- BaseType_t xTimerListsWereSwitched;
- vTaskSuspendAll();
- 8016b5a: f7fe fe17 bl 801578c <vTaskSuspendAll>
- /* Obtain the time now to make an assessment as to whether the timer
- has expired or not. If obtaining the time causes the lists to switch
- then don't process this timer as any timers that remained in the list
- when the lists were switched will have been processed within the
- prvSampleTimeNow() function. */
- xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
- 8016b5e: f107 0308 add.w r3, r7, #8
- 8016b62: 4618 mov r0, r3
- 8016b64: f000 f866 bl 8016c34 <prvSampleTimeNow>
- 8016b68: 60f8 str r0, [r7, #12]
- if( xTimerListsWereSwitched == pdFALSE )
- 8016b6a: 68bb ldr r3, [r7, #8]
- 8016b6c: 2b00 cmp r3, #0
- 8016b6e: d130 bne.n 8016bd2 <prvProcessTimerOrBlockTask+0x82>
- {
- /* The tick count has not overflowed, has the timer expired? */
- if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
- 8016b70: 683b ldr r3, [r7, #0]
- 8016b72: 2b00 cmp r3, #0
- 8016b74: d10a bne.n 8016b8c <prvProcessTimerOrBlockTask+0x3c>
- 8016b76: 687a ldr r2, [r7, #4]
- 8016b78: 68fb ldr r3, [r7, #12]
- 8016b7a: 429a cmp r2, r3
- 8016b7c: d806 bhi.n 8016b8c <prvProcessTimerOrBlockTask+0x3c>
- {
- ( void ) xTaskResumeAll();
- 8016b7e: f7fe fe13 bl 80157a8 <xTaskResumeAll>
- prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
- 8016b82: 68f9 ldr r1, [r7, #12]
- 8016b84: 6878 ldr r0, [r7, #4]
- 8016b86: f7ff ff81 bl 8016a8c <prvProcessExpiredTimer>
- else
- {
- ( void ) xTaskResumeAll();
- }
- }
- }
- 8016b8a: e024 b.n 8016bd6 <prvProcessTimerOrBlockTask+0x86>
- if( xListWasEmpty != pdFALSE )
- 8016b8c: 683b ldr r3, [r7, #0]
- 8016b8e: 2b00 cmp r3, #0
- 8016b90: d008 beq.n 8016ba4 <prvProcessTimerOrBlockTask+0x54>
- xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
- 8016b92: 4b13 ldr r3, [pc, #76] @ (8016be0 <prvProcessTimerOrBlockTask+0x90>)
- 8016b94: 681b ldr r3, [r3, #0]
- 8016b96: 681b ldr r3, [r3, #0]
- 8016b98: 2b00 cmp r3, #0
- 8016b9a: d101 bne.n 8016ba0 <prvProcessTimerOrBlockTask+0x50>
- 8016b9c: 2301 movs r3, #1
- 8016b9e: e000 b.n 8016ba2 <prvProcessTimerOrBlockTask+0x52>
- 8016ba0: 2300 movs r3, #0
- 8016ba2: 603b str r3, [r7, #0]
- vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
- 8016ba4: 4b0f ldr r3, [pc, #60] @ (8016be4 <prvProcessTimerOrBlockTask+0x94>)
- 8016ba6: 6818 ldr r0, [r3, #0]
- 8016ba8: 687a ldr r2, [r7, #4]
- 8016baa: 68fb ldr r3, [r7, #12]
- 8016bac: 1ad3 subs r3, r2, r3
- 8016bae: 683a ldr r2, [r7, #0]
- 8016bb0: 4619 mov r1, r3
- 8016bb2: f7fe f995 bl 8014ee0 <vQueueWaitForMessageRestricted>
- if( xTaskResumeAll() == pdFALSE )
- 8016bb6: f7fe fdf7 bl 80157a8 <xTaskResumeAll>
- 8016bba: 4603 mov r3, r0
- 8016bbc: 2b00 cmp r3, #0
- 8016bbe: d10a bne.n 8016bd6 <prvProcessTimerOrBlockTask+0x86>
- portYIELD_WITHIN_API();
- 8016bc0: 4b09 ldr r3, [pc, #36] @ (8016be8 <prvProcessTimerOrBlockTask+0x98>)
- 8016bc2: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8016bc6: 601a str r2, [r3, #0]
- 8016bc8: f3bf 8f4f dsb sy
- 8016bcc: f3bf 8f6f isb sy
- }
- 8016bd0: e001 b.n 8016bd6 <prvProcessTimerOrBlockTask+0x86>
- ( void ) xTaskResumeAll();
- 8016bd2: f7fe fde9 bl 80157a8 <xTaskResumeAll>
- }
- 8016bd6: bf00 nop
- 8016bd8: 3710 adds r7, #16
- 8016bda: 46bd mov sp, r7
- 8016bdc: bd80 pop {r7, pc}
- 8016bde: bf00 nop
- 8016be0: 24002b6c .word 0x24002b6c
- 8016be4: 24002b70 .word 0x24002b70
- 8016be8: e000ed04 .word 0xe000ed04
- 08016bec <prvGetNextExpireTime>:
- /*-----------------------------------------------------------*/
- static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
- {
- 8016bec: b480 push {r7}
- 8016bee: b085 sub sp, #20
- 8016bf0: af00 add r7, sp, #0
- 8016bf2: 6078 str r0, [r7, #4]
- the timer with the nearest expiry time will expire. If there are no
- active timers then just set the next expire time to 0. That will cause
- this task to unblock when the tick count overflows, at which point the
- timer lists will be switched and the next expiry time can be
- re-assessed. */
- *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
- 8016bf4: 4b0e ldr r3, [pc, #56] @ (8016c30 <prvGetNextExpireTime+0x44>)
- 8016bf6: 681b ldr r3, [r3, #0]
- 8016bf8: 681b ldr r3, [r3, #0]
- 8016bfa: 2b00 cmp r3, #0
- 8016bfc: d101 bne.n 8016c02 <prvGetNextExpireTime+0x16>
- 8016bfe: 2201 movs r2, #1
- 8016c00: e000 b.n 8016c04 <prvGetNextExpireTime+0x18>
- 8016c02: 2200 movs r2, #0
- 8016c04: 687b ldr r3, [r7, #4]
- 8016c06: 601a str r2, [r3, #0]
- if( *pxListWasEmpty == pdFALSE )
- 8016c08: 687b ldr r3, [r7, #4]
- 8016c0a: 681b ldr r3, [r3, #0]
- 8016c0c: 2b00 cmp r3, #0
- 8016c0e: d105 bne.n 8016c1c <prvGetNextExpireTime+0x30>
- {
- xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
- 8016c10: 4b07 ldr r3, [pc, #28] @ (8016c30 <prvGetNextExpireTime+0x44>)
- 8016c12: 681b ldr r3, [r3, #0]
- 8016c14: 68db ldr r3, [r3, #12]
- 8016c16: 681b ldr r3, [r3, #0]
- 8016c18: 60fb str r3, [r7, #12]
- 8016c1a: e001 b.n 8016c20 <prvGetNextExpireTime+0x34>
- }
- else
- {
- /* Ensure the task unblocks when the tick count rolls over. */
- xNextExpireTime = ( TickType_t ) 0U;
- 8016c1c: 2300 movs r3, #0
- 8016c1e: 60fb str r3, [r7, #12]
- }
- return xNextExpireTime;
- 8016c20: 68fb ldr r3, [r7, #12]
- }
- 8016c22: 4618 mov r0, r3
- 8016c24: 3714 adds r7, #20
- 8016c26: 46bd mov sp, r7
- 8016c28: f85d 7b04 ldr.w r7, [sp], #4
- 8016c2c: 4770 bx lr
- 8016c2e: bf00 nop
- 8016c30: 24002b68 .word 0x24002b68
- 08016c34 <prvSampleTimeNow>:
- /*-----------------------------------------------------------*/
- static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
- {
- 8016c34: b580 push {r7, lr}
- 8016c36: b084 sub sp, #16
- 8016c38: af00 add r7, sp, #0
- 8016c3a: 6078 str r0, [r7, #4]
- TickType_t xTimeNow;
- PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */
- xTimeNow = xTaskGetTickCount();
- 8016c3c: f7fe fe52 bl 80158e4 <xTaskGetTickCount>
- 8016c40: 60f8 str r0, [r7, #12]
- if( xTimeNow < xLastTime )
- 8016c42: 4b0b ldr r3, [pc, #44] @ (8016c70 <prvSampleTimeNow+0x3c>)
- 8016c44: 681b ldr r3, [r3, #0]
- 8016c46: 68fa ldr r2, [r7, #12]
- 8016c48: 429a cmp r2, r3
- 8016c4a: d205 bcs.n 8016c58 <prvSampleTimeNow+0x24>
- {
- prvSwitchTimerLists();
- 8016c4c: f000 f93a bl 8016ec4 <prvSwitchTimerLists>
- *pxTimerListsWereSwitched = pdTRUE;
- 8016c50: 687b ldr r3, [r7, #4]
- 8016c52: 2201 movs r2, #1
- 8016c54: 601a str r2, [r3, #0]
- 8016c56: e002 b.n 8016c5e <prvSampleTimeNow+0x2a>
- }
- else
- {
- *pxTimerListsWereSwitched = pdFALSE;
- 8016c58: 687b ldr r3, [r7, #4]
- 8016c5a: 2200 movs r2, #0
- 8016c5c: 601a str r2, [r3, #0]
- }
- xLastTime = xTimeNow;
- 8016c5e: 4a04 ldr r2, [pc, #16] @ (8016c70 <prvSampleTimeNow+0x3c>)
- 8016c60: 68fb ldr r3, [r7, #12]
- 8016c62: 6013 str r3, [r2, #0]
- return xTimeNow;
- 8016c64: 68fb ldr r3, [r7, #12]
- }
- 8016c66: 4618 mov r0, r3
- 8016c68: 3710 adds r7, #16
- 8016c6a: 46bd mov sp, r7
- 8016c6c: bd80 pop {r7, pc}
- 8016c6e: bf00 nop
- 8016c70: 24002b78 .word 0x24002b78
- 08016c74 <prvInsertTimerInActiveList>:
- /*-----------------------------------------------------------*/
- static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
- {
- 8016c74: b580 push {r7, lr}
- 8016c76: b086 sub sp, #24
- 8016c78: af00 add r7, sp, #0
- 8016c7a: 60f8 str r0, [r7, #12]
- 8016c7c: 60b9 str r1, [r7, #8]
- 8016c7e: 607a str r2, [r7, #4]
- 8016c80: 603b str r3, [r7, #0]
- BaseType_t xProcessTimerNow = pdFALSE;
- 8016c82: 2300 movs r3, #0
- 8016c84: 617b str r3, [r7, #20]
- listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
- 8016c86: 68fb ldr r3, [r7, #12]
- 8016c88: 68ba ldr r2, [r7, #8]
- 8016c8a: 605a str r2, [r3, #4]
- listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
- 8016c8c: 68fb ldr r3, [r7, #12]
- 8016c8e: 68fa ldr r2, [r7, #12]
- 8016c90: 611a str r2, [r3, #16]
- if( xNextExpiryTime <= xTimeNow )
- 8016c92: 68ba ldr r2, [r7, #8]
- 8016c94: 687b ldr r3, [r7, #4]
- 8016c96: 429a cmp r2, r3
- 8016c98: d812 bhi.n 8016cc0 <prvInsertTimerInActiveList+0x4c>
- {
- /* Has the expiry time elapsed between the command to start/reset a
- timer was issued, and the time the command was processed? */
- if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
- 8016c9a: 687a ldr r2, [r7, #4]
- 8016c9c: 683b ldr r3, [r7, #0]
- 8016c9e: 1ad2 subs r2, r2, r3
- 8016ca0: 68fb ldr r3, [r7, #12]
- 8016ca2: 699b ldr r3, [r3, #24]
- 8016ca4: 429a cmp r2, r3
- 8016ca6: d302 bcc.n 8016cae <prvInsertTimerInActiveList+0x3a>
- {
- /* The time between a command being issued and the command being
- processed actually exceeds the timers period. */
- xProcessTimerNow = pdTRUE;
- 8016ca8: 2301 movs r3, #1
- 8016caa: 617b str r3, [r7, #20]
- 8016cac: e01b b.n 8016ce6 <prvInsertTimerInActiveList+0x72>
- }
- else
- {
- vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
- 8016cae: 4b10 ldr r3, [pc, #64] @ (8016cf0 <prvInsertTimerInActiveList+0x7c>)
- 8016cb0: 681a ldr r2, [r3, #0]
- 8016cb2: 68fb ldr r3, [r7, #12]
- 8016cb4: 3304 adds r3, #4
- 8016cb6: 4619 mov r1, r3
- 8016cb8: 4610 mov r0, r2
- 8016cba: f7fd f94a bl 8013f52 <vListInsert>
- 8016cbe: e012 b.n 8016ce6 <prvInsertTimerInActiveList+0x72>
- }
- }
- else
- {
- if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
- 8016cc0: 687a ldr r2, [r7, #4]
- 8016cc2: 683b ldr r3, [r7, #0]
- 8016cc4: 429a cmp r2, r3
- 8016cc6: d206 bcs.n 8016cd6 <prvInsertTimerInActiveList+0x62>
- 8016cc8: 68ba ldr r2, [r7, #8]
- 8016cca: 683b ldr r3, [r7, #0]
- 8016ccc: 429a cmp r2, r3
- 8016cce: d302 bcc.n 8016cd6 <prvInsertTimerInActiveList+0x62>
- {
- /* If, since the command was issued, the tick count has overflowed
- but the expiry time has not, then the timer must have already passed
- its expiry time and should be processed immediately. */
- xProcessTimerNow = pdTRUE;
- 8016cd0: 2301 movs r3, #1
- 8016cd2: 617b str r3, [r7, #20]
- 8016cd4: e007 b.n 8016ce6 <prvInsertTimerInActiveList+0x72>
- }
- else
- {
- vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
- 8016cd6: 4b07 ldr r3, [pc, #28] @ (8016cf4 <prvInsertTimerInActiveList+0x80>)
- 8016cd8: 681a ldr r2, [r3, #0]
- 8016cda: 68fb ldr r3, [r7, #12]
- 8016cdc: 3304 adds r3, #4
- 8016cde: 4619 mov r1, r3
- 8016ce0: 4610 mov r0, r2
- 8016ce2: f7fd f936 bl 8013f52 <vListInsert>
- }
- }
- return xProcessTimerNow;
- 8016ce6: 697b ldr r3, [r7, #20]
- }
- 8016ce8: 4618 mov r0, r3
- 8016cea: 3718 adds r7, #24
- 8016cec: 46bd mov sp, r7
- 8016cee: bd80 pop {r7, pc}
- 8016cf0: 24002b6c .word 0x24002b6c
- 8016cf4: 24002b68 .word 0x24002b68
- 08016cf8 <prvProcessReceivedCommands>:
- /*-----------------------------------------------------------*/
- static void prvProcessReceivedCommands( void )
- {
- 8016cf8: b580 push {r7, lr}
- 8016cfa: b08e sub sp, #56 @ 0x38
- 8016cfc: af02 add r7, sp, #8
- DaemonTaskMessage_t xMessage;
- Timer_t *pxTimer;
- BaseType_t xTimerListsWereSwitched, xResult;
- TickType_t xTimeNow;
- while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
- 8016cfe: e0ce b.n 8016e9e <prvProcessReceivedCommands+0x1a6>
- {
- #if ( INCLUDE_xTimerPendFunctionCall == 1 )
- {
- /* Negative commands are pended function calls rather than timer
- commands. */
- if( xMessage.xMessageID < ( BaseType_t ) 0 )
- 8016d00: 687b ldr r3, [r7, #4]
- 8016d02: 2b00 cmp r3, #0
- 8016d04: da19 bge.n 8016d3a <prvProcessReceivedCommands+0x42>
- {
- const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
- 8016d06: 1d3b adds r3, r7, #4
- 8016d08: 3304 adds r3, #4
- 8016d0a: 62fb str r3, [r7, #44] @ 0x2c
- /* The timer uses the xCallbackParameters member to request a
- callback be executed. Check the callback is not NULL. */
- configASSERT( pxCallback );
- 8016d0c: 6afb ldr r3, [r7, #44] @ 0x2c
- 8016d0e: 2b00 cmp r3, #0
- 8016d10: d10b bne.n 8016d2a <prvProcessReceivedCommands+0x32>
- __asm volatile
- 8016d12: f04f 0350 mov.w r3, #80 @ 0x50
- 8016d16: f383 8811 msr BASEPRI, r3
- 8016d1a: f3bf 8f6f isb sy
- 8016d1e: f3bf 8f4f dsb sy
- 8016d22: 61fb str r3, [r7, #28]
- }
- 8016d24: bf00 nop
- 8016d26: bf00 nop
- 8016d28: e7fd b.n 8016d26 <prvProcessReceivedCommands+0x2e>
- /* Call the function. */
- pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
- 8016d2a: 6afb ldr r3, [r7, #44] @ 0x2c
- 8016d2c: 681b ldr r3, [r3, #0]
- 8016d2e: 6afa ldr r2, [r7, #44] @ 0x2c
- 8016d30: 6850 ldr r0, [r2, #4]
- 8016d32: 6afa ldr r2, [r7, #44] @ 0x2c
- 8016d34: 6892 ldr r2, [r2, #8]
- 8016d36: 4611 mov r1, r2
- 8016d38: 4798 blx r3
- }
- #endif /* INCLUDE_xTimerPendFunctionCall */
- /* Commands that are positive are timer commands rather than pended
- function calls. */
- if( xMessage.xMessageID >= ( BaseType_t ) 0 )
- 8016d3a: 687b ldr r3, [r7, #4]
- 8016d3c: 2b00 cmp r3, #0
- 8016d3e: f2c0 80ae blt.w 8016e9e <prvProcessReceivedCommands+0x1a6>
- {
- /* The messages uses the xTimerParameters member to work on a
- software timer. */
- pxTimer = xMessage.u.xTimerParameters.pxTimer;
- 8016d42: 68fb ldr r3, [r7, #12]
- 8016d44: 62bb str r3, [r7, #40] @ 0x28
- if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
- 8016d46: 6abb ldr r3, [r7, #40] @ 0x28
- 8016d48: 695b ldr r3, [r3, #20]
- 8016d4a: 2b00 cmp r3, #0
- 8016d4c: d004 beq.n 8016d58 <prvProcessReceivedCommands+0x60>
- {
- /* The timer is in a list, remove it. */
- ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
- 8016d4e: 6abb ldr r3, [r7, #40] @ 0x28
- 8016d50: 3304 adds r3, #4
- 8016d52: 4618 mov r0, r3
- 8016d54: f7fd f936 bl 8013fc4 <uxListRemove>
- it must be present in the function call. prvSampleTimeNow() must be
- called after the message is received from xTimerQueue so there is no
- possibility of a higher priority task adding a message to the message
- queue with a time that is ahead of the timer daemon task (because it
- pre-empted the timer daemon task after the xTimeNow value was set). */
- xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
- 8016d58: 463b mov r3, r7
- 8016d5a: 4618 mov r0, r3
- 8016d5c: f7ff ff6a bl 8016c34 <prvSampleTimeNow>
- 8016d60: 6278 str r0, [r7, #36] @ 0x24
- switch( xMessage.xMessageID )
- 8016d62: 687b ldr r3, [r7, #4]
- 8016d64: 2b09 cmp r3, #9
- 8016d66: f200 8097 bhi.w 8016e98 <prvProcessReceivedCommands+0x1a0>
- 8016d6a: a201 add r2, pc, #4 @ (adr r2, 8016d70 <prvProcessReceivedCommands+0x78>)
- 8016d6c: f852 f023 ldr.w pc, [r2, r3, lsl #2]
- 8016d70: 08016d99 .word 0x08016d99
- 8016d74: 08016d99 .word 0x08016d99
- 8016d78: 08016d99 .word 0x08016d99
- 8016d7c: 08016e0f .word 0x08016e0f
- 8016d80: 08016e23 .word 0x08016e23
- 8016d84: 08016e6f .word 0x08016e6f
- 8016d88: 08016d99 .word 0x08016d99
- 8016d8c: 08016d99 .word 0x08016d99
- 8016d90: 08016e0f .word 0x08016e0f
- 8016d94: 08016e23 .word 0x08016e23
- case tmrCOMMAND_START_FROM_ISR :
- case tmrCOMMAND_RESET :
- case tmrCOMMAND_RESET_FROM_ISR :
- case tmrCOMMAND_START_DONT_TRACE :
- /* Start or restart a timer. */
- pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
- 8016d98: 6abb ldr r3, [r7, #40] @ 0x28
- 8016d9a: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016d9e: f043 0301 orr.w r3, r3, #1
- 8016da2: b2da uxtb r2, r3
- 8016da4: 6abb ldr r3, [r7, #40] @ 0x28
- 8016da6: f883 2028 strb.w r2, [r3, #40] @ 0x28
- if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
- 8016daa: 68ba ldr r2, [r7, #8]
- 8016dac: 6abb ldr r3, [r7, #40] @ 0x28
- 8016dae: 699b ldr r3, [r3, #24]
- 8016db0: 18d1 adds r1, r2, r3
- 8016db2: 68bb ldr r3, [r7, #8]
- 8016db4: 6a7a ldr r2, [r7, #36] @ 0x24
- 8016db6: 6ab8 ldr r0, [r7, #40] @ 0x28
- 8016db8: f7ff ff5c bl 8016c74 <prvInsertTimerInActiveList>
- 8016dbc: 4603 mov r3, r0
- 8016dbe: 2b00 cmp r3, #0
- 8016dc0: d06c beq.n 8016e9c <prvProcessReceivedCommands+0x1a4>
- {
- /* The timer expired before it was added to the active
- timer list. Process it now. */
- pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
- 8016dc2: 6abb ldr r3, [r7, #40] @ 0x28
- 8016dc4: 6a1b ldr r3, [r3, #32]
- 8016dc6: 6ab8 ldr r0, [r7, #40] @ 0x28
- 8016dc8: 4798 blx r3
- traceTIMER_EXPIRED( pxTimer );
- if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
- 8016dca: 6abb ldr r3, [r7, #40] @ 0x28
- 8016dcc: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016dd0: f003 0304 and.w r3, r3, #4
- 8016dd4: 2b00 cmp r3, #0
- 8016dd6: d061 beq.n 8016e9c <prvProcessReceivedCommands+0x1a4>
- {
- xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
- 8016dd8: 68ba ldr r2, [r7, #8]
- 8016dda: 6abb ldr r3, [r7, #40] @ 0x28
- 8016ddc: 699b ldr r3, [r3, #24]
- 8016dde: 441a add r2, r3
- 8016de0: 2300 movs r3, #0
- 8016de2: 9300 str r3, [sp, #0]
- 8016de4: 2300 movs r3, #0
- 8016de6: 2100 movs r1, #0
- 8016de8: 6ab8 ldr r0, [r7, #40] @ 0x28
- 8016dea: f7ff fe01 bl 80169f0 <xTimerGenericCommand>
- 8016dee: 6238 str r0, [r7, #32]
- configASSERT( xResult );
- 8016df0: 6a3b ldr r3, [r7, #32]
- 8016df2: 2b00 cmp r3, #0
- 8016df4: d152 bne.n 8016e9c <prvProcessReceivedCommands+0x1a4>
- __asm volatile
- 8016df6: f04f 0350 mov.w r3, #80 @ 0x50
- 8016dfa: f383 8811 msr BASEPRI, r3
- 8016dfe: f3bf 8f6f isb sy
- 8016e02: f3bf 8f4f dsb sy
- 8016e06: 61bb str r3, [r7, #24]
- }
- 8016e08: bf00 nop
- 8016e0a: bf00 nop
- 8016e0c: e7fd b.n 8016e0a <prvProcessReceivedCommands+0x112>
- break;
- case tmrCOMMAND_STOP :
- case tmrCOMMAND_STOP_FROM_ISR :
- /* The timer has already been removed from the active list. */
- pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
- 8016e0e: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e10: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016e14: f023 0301 bic.w r3, r3, #1
- 8016e18: b2da uxtb r2, r3
- 8016e1a: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e1c: f883 2028 strb.w r2, [r3, #40] @ 0x28
- break;
- 8016e20: e03d b.n 8016e9e <prvProcessReceivedCommands+0x1a6>
- case tmrCOMMAND_CHANGE_PERIOD :
- case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
- pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
- 8016e22: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e24: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016e28: f043 0301 orr.w r3, r3, #1
- 8016e2c: b2da uxtb r2, r3
- 8016e2e: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e30: f883 2028 strb.w r2, [r3, #40] @ 0x28
- pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
- 8016e34: 68ba ldr r2, [r7, #8]
- 8016e36: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e38: 619a str r2, [r3, #24]
- configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
- 8016e3a: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e3c: 699b ldr r3, [r3, #24]
- 8016e3e: 2b00 cmp r3, #0
- 8016e40: d10b bne.n 8016e5a <prvProcessReceivedCommands+0x162>
- __asm volatile
- 8016e42: f04f 0350 mov.w r3, #80 @ 0x50
- 8016e46: f383 8811 msr BASEPRI, r3
- 8016e4a: f3bf 8f6f isb sy
- 8016e4e: f3bf 8f4f dsb sy
- 8016e52: 617b str r3, [r7, #20]
- }
- 8016e54: bf00 nop
- 8016e56: bf00 nop
- 8016e58: e7fd b.n 8016e56 <prvProcessReceivedCommands+0x15e>
- be longer or shorter than the old one. The command time is
- therefore set to the current time, and as the period cannot
- be zero the next expiry time can only be in the future,
- meaning (unlike for the xTimerStart() case above) there is
- no fail case that needs to be handled here. */
- ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
- 8016e5a: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e5c: 699a ldr r2, [r3, #24]
- 8016e5e: 6a7b ldr r3, [r7, #36] @ 0x24
- 8016e60: 18d1 adds r1, r2, r3
- 8016e62: 6a7b ldr r3, [r7, #36] @ 0x24
- 8016e64: 6a7a ldr r2, [r7, #36] @ 0x24
- 8016e66: 6ab8 ldr r0, [r7, #40] @ 0x28
- 8016e68: f7ff ff04 bl 8016c74 <prvInsertTimerInActiveList>
- break;
- 8016e6c: e017 b.n 8016e9e <prvProcessReceivedCommands+0x1a6>
- #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
- {
- /* The timer has already been removed from the active list,
- just free up the memory if the memory was dynamically
- allocated. */
- if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
- 8016e6e: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e70: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016e74: f003 0302 and.w r3, r3, #2
- 8016e78: 2b00 cmp r3, #0
- 8016e7a: d103 bne.n 8016e84 <prvProcessReceivedCommands+0x18c>
- {
- vPortFree( pxTimer );
- 8016e7c: 6ab8 ldr r0, [r7, #40] @ 0x28
- 8016e7e: f000 fc33 bl 80176e8 <vPortFree>
- no need to free the memory - just mark the timer as
- "not active". */
- pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
- }
- #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
- break;
- 8016e82: e00c b.n 8016e9e <prvProcessReceivedCommands+0x1a6>
- pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
- 8016e84: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e86: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016e8a: f023 0301 bic.w r3, r3, #1
- 8016e8e: b2da uxtb r2, r3
- 8016e90: 6abb ldr r3, [r7, #40] @ 0x28
- 8016e92: f883 2028 strb.w r2, [r3, #40] @ 0x28
- break;
- 8016e96: e002 b.n 8016e9e <prvProcessReceivedCommands+0x1a6>
- default :
- /* Don't expect to get here. */
- break;
- 8016e98: bf00 nop
- 8016e9a: e000 b.n 8016e9e <prvProcessReceivedCommands+0x1a6>
- break;
- 8016e9c: bf00 nop
- while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
- 8016e9e: 4b08 ldr r3, [pc, #32] @ (8016ec0 <prvProcessReceivedCommands+0x1c8>)
- 8016ea0: 681b ldr r3, [r3, #0]
- 8016ea2: 1d39 adds r1, r7, #4
- 8016ea4: 2200 movs r2, #0
- 8016ea6: 4618 mov r0, r3
- 8016ea8: f7fd fc54 bl 8014754 <xQueueReceive>
- 8016eac: 4603 mov r3, r0
- 8016eae: 2b00 cmp r3, #0
- 8016eb0: f47f af26 bne.w 8016d00 <prvProcessReceivedCommands+0x8>
- }
- }
- }
- }
- 8016eb4: bf00 nop
- 8016eb6: bf00 nop
- 8016eb8: 3730 adds r7, #48 @ 0x30
- 8016eba: 46bd mov sp, r7
- 8016ebc: bd80 pop {r7, pc}
- 8016ebe: bf00 nop
- 8016ec0: 24002b70 .word 0x24002b70
- 08016ec4 <prvSwitchTimerLists>:
- /*-----------------------------------------------------------*/
- static void prvSwitchTimerLists( void )
- {
- 8016ec4: b580 push {r7, lr}
- 8016ec6: b088 sub sp, #32
- 8016ec8: af02 add r7, sp, #8
- /* The tick count has overflowed. The timer lists must be switched.
- If there are any timers still referenced from the current timer list
- then they must have expired and should be processed before the lists
- are switched. */
- while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
- 8016eca: e049 b.n 8016f60 <prvSwitchTimerLists+0x9c>
- {
- xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
- 8016ecc: 4b2e ldr r3, [pc, #184] @ (8016f88 <prvSwitchTimerLists+0xc4>)
- 8016ece: 681b ldr r3, [r3, #0]
- 8016ed0: 68db ldr r3, [r3, #12]
- 8016ed2: 681b ldr r3, [r3, #0]
- 8016ed4: 613b str r3, [r7, #16]
- /* Remove the timer from the list. */
- pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too. Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
- 8016ed6: 4b2c ldr r3, [pc, #176] @ (8016f88 <prvSwitchTimerLists+0xc4>)
- 8016ed8: 681b ldr r3, [r3, #0]
- 8016eda: 68db ldr r3, [r3, #12]
- 8016edc: 68db ldr r3, [r3, #12]
- 8016ede: 60fb str r3, [r7, #12]
- ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
- 8016ee0: 68fb ldr r3, [r7, #12]
- 8016ee2: 3304 adds r3, #4
- 8016ee4: 4618 mov r0, r3
- 8016ee6: f7fd f86d bl 8013fc4 <uxListRemove>
- traceTIMER_EXPIRED( pxTimer );
- /* Execute its callback, then send a command to restart the timer if
- it is an auto-reload timer. It cannot be restarted here as the lists
- have not yet been switched. */
- pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
- 8016eea: 68fb ldr r3, [r7, #12]
- 8016eec: 6a1b ldr r3, [r3, #32]
- 8016eee: 68f8 ldr r0, [r7, #12]
- 8016ef0: 4798 blx r3
- if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
- 8016ef2: 68fb ldr r3, [r7, #12]
- 8016ef4: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8016ef8: f003 0304 and.w r3, r3, #4
- 8016efc: 2b00 cmp r3, #0
- 8016efe: d02f beq.n 8016f60 <prvSwitchTimerLists+0x9c>
- the timer going into the same timer list then it has already expired
- and the timer should be re-inserted into the current list so it is
- processed again within this loop. Otherwise a command should be sent
- to restart the timer to ensure it is only inserted into a list after
- the lists have been swapped. */
- xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
- 8016f00: 68fb ldr r3, [r7, #12]
- 8016f02: 699b ldr r3, [r3, #24]
- 8016f04: 693a ldr r2, [r7, #16]
- 8016f06: 4413 add r3, r2
- 8016f08: 60bb str r3, [r7, #8]
- if( xReloadTime > xNextExpireTime )
- 8016f0a: 68ba ldr r2, [r7, #8]
- 8016f0c: 693b ldr r3, [r7, #16]
- 8016f0e: 429a cmp r2, r3
- 8016f10: d90e bls.n 8016f30 <prvSwitchTimerLists+0x6c>
- {
- listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
- 8016f12: 68fb ldr r3, [r7, #12]
- 8016f14: 68ba ldr r2, [r7, #8]
- 8016f16: 605a str r2, [r3, #4]
- listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
- 8016f18: 68fb ldr r3, [r7, #12]
- 8016f1a: 68fa ldr r2, [r7, #12]
- 8016f1c: 611a str r2, [r3, #16]
- vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
- 8016f1e: 4b1a ldr r3, [pc, #104] @ (8016f88 <prvSwitchTimerLists+0xc4>)
- 8016f20: 681a ldr r2, [r3, #0]
- 8016f22: 68fb ldr r3, [r7, #12]
- 8016f24: 3304 adds r3, #4
- 8016f26: 4619 mov r1, r3
- 8016f28: 4610 mov r0, r2
- 8016f2a: f7fd f812 bl 8013f52 <vListInsert>
- 8016f2e: e017 b.n 8016f60 <prvSwitchTimerLists+0x9c>
- }
- else
- {
- xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
- 8016f30: 2300 movs r3, #0
- 8016f32: 9300 str r3, [sp, #0]
- 8016f34: 2300 movs r3, #0
- 8016f36: 693a ldr r2, [r7, #16]
- 8016f38: 2100 movs r1, #0
- 8016f3a: 68f8 ldr r0, [r7, #12]
- 8016f3c: f7ff fd58 bl 80169f0 <xTimerGenericCommand>
- 8016f40: 6078 str r0, [r7, #4]
- configASSERT( xResult );
- 8016f42: 687b ldr r3, [r7, #4]
- 8016f44: 2b00 cmp r3, #0
- 8016f46: d10b bne.n 8016f60 <prvSwitchTimerLists+0x9c>
- __asm volatile
- 8016f48: f04f 0350 mov.w r3, #80 @ 0x50
- 8016f4c: f383 8811 msr BASEPRI, r3
- 8016f50: f3bf 8f6f isb sy
- 8016f54: f3bf 8f4f dsb sy
- 8016f58: 603b str r3, [r7, #0]
- }
- 8016f5a: bf00 nop
- 8016f5c: bf00 nop
- 8016f5e: e7fd b.n 8016f5c <prvSwitchTimerLists+0x98>
- while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
- 8016f60: 4b09 ldr r3, [pc, #36] @ (8016f88 <prvSwitchTimerLists+0xc4>)
- 8016f62: 681b ldr r3, [r3, #0]
- 8016f64: 681b ldr r3, [r3, #0]
- 8016f66: 2b00 cmp r3, #0
- 8016f68: d1b0 bne.n 8016ecc <prvSwitchTimerLists+0x8>
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- pxTemp = pxCurrentTimerList;
- 8016f6a: 4b07 ldr r3, [pc, #28] @ (8016f88 <prvSwitchTimerLists+0xc4>)
- 8016f6c: 681b ldr r3, [r3, #0]
- 8016f6e: 617b str r3, [r7, #20]
- pxCurrentTimerList = pxOverflowTimerList;
- 8016f70: 4b06 ldr r3, [pc, #24] @ (8016f8c <prvSwitchTimerLists+0xc8>)
- 8016f72: 681b ldr r3, [r3, #0]
- 8016f74: 4a04 ldr r2, [pc, #16] @ (8016f88 <prvSwitchTimerLists+0xc4>)
- 8016f76: 6013 str r3, [r2, #0]
- pxOverflowTimerList = pxTemp;
- 8016f78: 4a04 ldr r2, [pc, #16] @ (8016f8c <prvSwitchTimerLists+0xc8>)
- 8016f7a: 697b ldr r3, [r7, #20]
- 8016f7c: 6013 str r3, [r2, #0]
- }
- 8016f7e: bf00 nop
- 8016f80: 3718 adds r7, #24
- 8016f82: 46bd mov sp, r7
- 8016f84: bd80 pop {r7, pc}
- 8016f86: bf00 nop
- 8016f88: 24002b68 .word 0x24002b68
- 8016f8c: 24002b6c .word 0x24002b6c
- 08016f90 <prvCheckForValidListAndQueue>:
- /*-----------------------------------------------------------*/
- static void prvCheckForValidListAndQueue( void )
- {
- 8016f90: b580 push {r7, lr}
- 8016f92: b082 sub sp, #8
- 8016f94: af02 add r7, sp, #8
- /* Check that the list from which active timers are referenced, and the
- queue used to communicate with the timer service, have been
- initialised. */
- taskENTER_CRITICAL();
- 8016f96: f000 f9b7 bl 8017308 <vPortEnterCritical>
- {
- if( xTimerQueue == NULL )
- 8016f9a: 4b15 ldr r3, [pc, #84] @ (8016ff0 <prvCheckForValidListAndQueue+0x60>)
- 8016f9c: 681b ldr r3, [r3, #0]
- 8016f9e: 2b00 cmp r3, #0
- 8016fa0: d120 bne.n 8016fe4 <prvCheckForValidListAndQueue+0x54>
- {
- vListInitialise( &xActiveTimerList1 );
- 8016fa2: 4814 ldr r0, [pc, #80] @ (8016ff4 <prvCheckForValidListAndQueue+0x64>)
- 8016fa4: f7fc ff84 bl 8013eb0 <vListInitialise>
- vListInitialise( &xActiveTimerList2 );
- 8016fa8: 4813 ldr r0, [pc, #76] @ (8016ff8 <prvCheckForValidListAndQueue+0x68>)
- 8016faa: f7fc ff81 bl 8013eb0 <vListInitialise>
- pxCurrentTimerList = &xActiveTimerList1;
- 8016fae: 4b13 ldr r3, [pc, #76] @ (8016ffc <prvCheckForValidListAndQueue+0x6c>)
- 8016fb0: 4a10 ldr r2, [pc, #64] @ (8016ff4 <prvCheckForValidListAndQueue+0x64>)
- 8016fb2: 601a str r2, [r3, #0]
- pxOverflowTimerList = &xActiveTimerList2;
- 8016fb4: 4b12 ldr r3, [pc, #72] @ (8017000 <prvCheckForValidListAndQueue+0x70>)
- 8016fb6: 4a10 ldr r2, [pc, #64] @ (8016ff8 <prvCheckForValidListAndQueue+0x68>)
- 8016fb8: 601a str r2, [r3, #0]
- /* The timer queue is allocated statically in case
- configSUPPORT_DYNAMIC_ALLOCATION is 0. */
- static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
- static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
- xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
- 8016fba: 2300 movs r3, #0
- 8016fbc: 9300 str r3, [sp, #0]
- 8016fbe: 4b11 ldr r3, [pc, #68] @ (8017004 <prvCheckForValidListAndQueue+0x74>)
- 8016fc0: 4a11 ldr r2, [pc, #68] @ (8017008 <prvCheckForValidListAndQueue+0x78>)
- 8016fc2: 2110 movs r1, #16
- 8016fc4: 200a movs r0, #10
- 8016fc6: f7fd f891 bl 80140ec <xQueueGenericCreateStatic>
- 8016fca: 4603 mov r3, r0
- 8016fcc: 4a08 ldr r2, [pc, #32] @ (8016ff0 <prvCheckForValidListAndQueue+0x60>)
- 8016fce: 6013 str r3, [r2, #0]
- }
- #endif
- #if ( configQUEUE_REGISTRY_SIZE > 0 )
- {
- if( xTimerQueue != NULL )
- 8016fd0: 4b07 ldr r3, [pc, #28] @ (8016ff0 <prvCheckForValidListAndQueue+0x60>)
- 8016fd2: 681b ldr r3, [r3, #0]
- 8016fd4: 2b00 cmp r3, #0
- 8016fd6: d005 beq.n 8016fe4 <prvCheckForValidListAndQueue+0x54>
- {
- vQueueAddToRegistry( xTimerQueue, "TmrQ" );
- 8016fd8: 4b05 ldr r3, [pc, #20] @ (8016ff0 <prvCheckForValidListAndQueue+0x60>)
- 8016fda: 681b ldr r3, [r3, #0]
- 8016fdc: 490b ldr r1, [pc, #44] @ (801700c <prvCheckForValidListAndQueue+0x7c>)
- 8016fde: 4618 mov r0, r3
- 8016fe0: f7fd ff54 bl 8014e8c <vQueueAddToRegistry>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- taskEXIT_CRITICAL();
- 8016fe4: f000 f9c2 bl 801736c <vPortExitCritical>
- }
- 8016fe8: bf00 nop
- 8016fea: 46bd mov sp, r7
- 8016fec: bd80 pop {r7, pc}
- 8016fee: bf00 nop
- 8016ff0: 24002b70 .word 0x24002b70
- 8016ff4: 24002b40 .word 0x24002b40
- 8016ff8: 24002b54 .word 0x24002b54
- 8016ffc: 24002b68 .word 0x24002b68
- 8017000: 24002b6c .word 0x24002b6c
- 8017004: 24002c1c .word 0x24002c1c
- 8017008: 24002b7c .word 0x24002b7c
- 801700c: 0801895c .word 0x0801895c
- 08017010 <xTimerIsTimerActive>:
- /*-----------------------------------------------------------*/
- BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
- {
- 8017010: b580 push {r7, lr}
- 8017012: b086 sub sp, #24
- 8017014: af00 add r7, sp, #0
- 8017016: 6078 str r0, [r7, #4]
- BaseType_t xReturn;
- Timer_t *pxTimer = xTimer;
- 8017018: 687b ldr r3, [r7, #4]
- 801701a: 613b str r3, [r7, #16]
- configASSERT( xTimer );
- 801701c: 687b ldr r3, [r7, #4]
- 801701e: 2b00 cmp r3, #0
- 8017020: d10b bne.n 801703a <xTimerIsTimerActive+0x2a>
- __asm volatile
- 8017022: f04f 0350 mov.w r3, #80 @ 0x50
- 8017026: f383 8811 msr BASEPRI, r3
- 801702a: f3bf 8f6f isb sy
- 801702e: f3bf 8f4f dsb sy
- 8017032: 60fb str r3, [r7, #12]
- }
- 8017034: bf00 nop
- 8017036: bf00 nop
- 8017038: e7fd b.n 8017036 <xTimerIsTimerActive+0x26>
- /* Is the timer in the list of active timers? */
- taskENTER_CRITICAL();
- 801703a: f000 f965 bl 8017308 <vPortEnterCritical>
- {
- if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
- 801703e: 693b ldr r3, [r7, #16]
- 8017040: f893 3028 ldrb.w r3, [r3, #40] @ 0x28
- 8017044: f003 0301 and.w r3, r3, #1
- 8017048: 2b00 cmp r3, #0
- 801704a: d102 bne.n 8017052 <xTimerIsTimerActive+0x42>
- {
- xReturn = pdFALSE;
- 801704c: 2300 movs r3, #0
- 801704e: 617b str r3, [r7, #20]
- 8017050: e001 b.n 8017056 <xTimerIsTimerActive+0x46>
- }
- else
- {
- xReturn = pdTRUE;
- 8017052: 2301 movs r3, #1
- 8017054: 617b str r3, [r7, #20]
- }
- }
- taskEXIT_CRITICAL();
- 8017056: f000 f989 bl 801736c <vPortExitCritical>
- return xReturn;
- 801705a: 697b ldr r3, [r7, #20]
- } /*lint !e818 Can't be pointer to const due to the typedef. */
- 801705c: 4618 mov r0, r3
- 801705e: 3718 adds r7, #24
- 8017060: 46bd mov sp, r7
- 8017062: bd80 pop {r7, pc}
- 08017064 <pvTimerGetTimerID>:
- /*-----------------------------------------------------------*/
- void *pvTimerGetTimerID( const TimerHandle_t xTimer )
- {
- 8017064: b580 push {r7, lr}
- 8017066: b086 sub sp, #24
- 8017068: af00 add r7, sp, #0
- 801706a: 6078 str r0, [r7, #4]
- Timer_t * const pxTimer = xTimer;
- 801706c: 687b ldr r3, [r7, #4]
- 801706e: 617b str r3, [r7, #20]
- void *pvReturn;
- configASSERT( xTimer );
- 8017070: 687b ldr r3, [r7, #4]
- 8017072: 2b00 cmp r3, #0
- 8017074: d10b bne.n 801708e <pvTimerGetTimerID+0x2a>
- __asm volatile
- 8017076: f04f 0350 mov.w r3, #80 @ 0x50
- 801707a: f383 8811 msr BASEPRI, r3
- 801707e: f3bf 8f6f isb sy
- 8017082: f3bf 8f4f dsb sy
- 8017086: 60fb str r3, [r7, #12]
- }
- 8017088: bf00 nop
- 801708a: bf00 nop
- 801708c: e7fd b.n 801708a <pvTimerGetTimerID+0x26>
- taskENTER_CRITICAL();
- 801708e: f000 f93b bl 8017308 <vPortEnterCritical>
- {
- pvReturn = pxTimer->pvTimerID;
- 8017092: 697b ldr r3, [r7, #20]
- 8017094: 69db ldr r3, [r3, #28]
- 8017096: 613b str r3, [r7, #16]
- }
- taskEXIT_CRITICAL();
- 8017098: f000 f968 bl 801736c <vPortExitCritical>
- return pvReturn;
- 801709c: 693b ldr r3, [r7, #16]
- }
- 801709e: 4618 mov r0, r3
- 80170a0: 3718 adds r7, #24
- 80170a2: 46bd mov sp, r7
- 80170a4: bd80 pop {r7, pc}
- ...
- 080170a8 <pxPortInitialiseStack>:
- /*
- * See header file for description.
- */
- StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
- {
- 80170a8: b480 push {r7}
- 80170aa: b085 sub sp, #20
- 80170ac: af00 add r7, sp, #0
- 80170ae: 60f8 str r0, [r7, #12]
- 80170b0: 60b9 str r1, [r7, #8]
- 80170b2: 607a str r2, [r7, #4]
- /* Simulate the stack frame as it would be created by a context switch
- interrupt. */
- /* Offset added to account for the way the MCU uses the stack on entry/exit
- of interrupts, and to ensure alignment. */
- pxTopOfStack--;
- 80170b4: 68fb ldr r3, [r7, #12]
- 80170b6: 3b04 subs r3, #4
- 80170b8: 60fb str r3, [r7, #12]
- *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
- 80170ba: 68fb ldr r3, [r7, #12]
- 80170bc: f04f 7280 mov.w r2, #16777216 @ 0x1000000
- 80170c0: 601a str r2, [r3, #0]
- pxTopOfStack--;
- 80170c2: 68fb ldr r3, [r7, #12]
- 80170c4: 3b04 subs r3, #4
- 80170c6: 60fb str r3, [r7, #12]
- *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
- 80170c8: 68bb ldr r3, [r7, #8]
- 80170ca: f023 0201 bic.w r2, r3, #1
- 80170ce: 68fb ldr r3, [r7, #12]
- 80170d0: 601a str r2, [r3, #0]
- pxTopOfStack--;
- 80170d2: 68fb ldr r3, [r7, #12]
- 80170d4: 3b04 subs r3, #4
- 80170d6: 60fb str r3, [r7, #12]
- *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
- 80170d8: 4a0c ldr r2, [pc, #48] @ (801710c <pxPortInitialiseStack+0x64>)
- 80170da: 68fb ldr r3, [r7, #12]
- 80170dc: 601a str r2, [r3, #0]
- /* Save code space by skipping register initialisation. */
- pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
- 80170de: 68fb ldr r3, [r7, #12]
- 80170e0: 3b14 subs r3, #20
- 80170e2: 60fb str r3, [r7, #12]
- *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
- 80170e4: 687a ldr r2, [r7, #4]
- 80170e6: 68fb ldr r3, [r7, #12]
- 80170e8: 601a str r2, [r3, #0]
- /* A save method is being used that requires each task to maintain its
- own exec return value. */
- pxTopOfStack--;
- 80170ea: 68fb ldr r3, [r7, #12]
- 80170ec: 3b04 subs r3, #4
- 80170ee: 60fb str r3, [r7, #12]
- *pxTopOfStack = portINITIAL_EXC_RETURN;
- 80170f0: 68fb ldr r3, [r7, #12]
- 80170f2: f06f 0202 mvn.w r2, #2
- 80170f6: 601a str r2, [r3, #0]
- pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
- 80170f8: 68fb ldr r3, [r7, #12]
- 80170fa: 3b20 subs r3, #32
- 80170fc: 60fb str r3, [r7, #12]
- return pxTopOfStack;
- 80170fe: 68fb ldr r3, [r7, #12]
- }
- 8017100: 4618 mov r0, r3
- 8017102: 3714 adds r7, #20
- 8017104: 46bd mov sp, r7
- 8017106: f85d 7b04 ldr.w r7, [sp], #4
- 801710a: 4770 bx lr
- 801710c: 08017111 .word 0x08017111
- 08017110 <prvTaskExitError>:
- /*-----------------------------------------------------------*/
- static void prvTaskExitError( void )
- {
- 8017110: b480 push {r7}
- 8017112: b085 sub sp, #20
- 8017114: af00 add r7, sp, #0
- volatile uint32_t ulDummy = 0;
- 8017116: 2300 movs r3, #0
- 8017118: 607b str r3, [r7, #4]
- its caller as there is nothing to return to. If a task wants to exit it
- should instead call vTaskDelete( NULL ).
- Artificially force an assert() to be triggered if configASSERT() is
- defined, then stop here so application writers can catch the error. */
- configASSERT( uxCriticalNesting == ~0UL );
- 801711a: 4b13 ldr r3, [pc, #76] @ (8017168 <prvTaskExitError+0x58>)
- 801711c: 681b ldr r3, [r3, #0]
- 801711e: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
- 8017122: d00b beq.n 801713c <prvTaskExitError+0x2c>
- __asm volatile
- 8017124: f04f 0350 mov.w r3, #80 @ 0x50
- 8017128: f383 8811 msr BASEPRI, r3
- 801712c: f3bf 8f6f isb sy
- 8017130: f3bf 8f4f dsb sy
- 8017134: 60fb str r3, [r7, #12]
- }
- 8017136: bf00 nop
- 8017138: bf00 nop
- 801713a: e7fd b.n 8017138 <prvTaskExitError+0x28>
- __asm volatile
- 801713c: f04f 0350 mov.w r3, #80 @ 0x50
- 8017140: f383 8811 msr BASEPRI, r3
- 8017144: f3bf 8f6f isb sy
- 8017148: f3bf 8f4f dsb sy
- 801714c: 60bb str r3, [r7, #8]
- }
- 801714e: bf00 nop
- portDISABLE_INTERRUPTS();
- while( ulDummy == 0 )
- 8017150: bf00 nop
- 8017152: 687b ldr r3, [r7, #4]
- 8017154: 2b00 cmp r3, #0
- 8017156: d0fc beq.n 8017152 <prvTaskExitError+0x42>
- about code appearing after this function is called - making ulDummy
- volatile makes the compiler think the function could return and
- therefore not output an 'unreachable code' warning for code that appears
- after it. */
- }
- }
- 8017158: bf00 nop
- 801715a: bf00 nop
- 801715c: 3714 adds r7, #20
- 801715e: 46bd mov sp, r7
- 8017160: f85d 7b04 ldr.w r7, [sp], #4
- 8017164: 4770 bx lr
- 8017166: bf00 nop
- 8017168: 24000044 .word 0x24000044
- 801716c: 00000000 .word 0x00000000
- 08017170 <SVC_Handler>:
- /*-----------------------------------------------------------*/
- void vPortSVCHandler( void )
- {
- __asm volatile (
- 8017170: 4b07 ldr r3, [pc, #28] @ (8017190 <pxCurrentTCBConst2>)
- 8017172: 6819 ldr r1, [r3, #0]
- 8017174: 6808 ldr r0, [r1, #0]
- 8017176: e8b0 4ff0 ldmia.w r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
- 801717a: f380 8809 msr PSP, r0
- 801717e: f3bf 8f6f isb sy
- 8017182: f04f 0000 mov.w r0, #0
- 8017186: f380 8811 msr BASEPRI, r0
- 801718a: 4770 bx lr
- 801718c: f3af 8000 nop.w
- 08017190 <pxCurrentTCBConst2>:
- 8017190: 24002640 .word 0x24002640
- " bx r14 \n"
- " \n"
- " .align 4 \n"
- "pxCurrentTCBConst2: .word pxCurrentTCB \n"
- );
- }
- 8017194: bf00 nop
- 8017196: bf00 nop
- 08017198 <prvPortStartFirstTask>:
- {
- /* Start the first task. This also clears the bit that indicates the FPU is
- in use in case the FPU was used before the scheduler was started - which
- would otherwise result in the unnecessary leaving of space in the SVC stack
- for lazy saving of FPU registers. */
- __asm volatile(
- 8017198: 4808 ldr r0, [pc, #32] @ (80171bc <prvPortStartFirstTask+0x24>)
- 801719a: 6800 ldr r0, [r0, #0]
- 801719c: 6800 ldr r0, [r0, #0]
- 801719e: f380 8808 msr MSP, r0
- 80171a2: f04f 0000 mov.w r0, #0
- 80171a6: f380 8814 msr CONTROL, r0
- 80171aa: b662 cpsie i
- 80171ac: b661 cpsie f
- 80171ae: f3bf 8f4f dsb sy
- 80171b2: f3bf 8f6f isb sy
- 80171b6: df00 svc 0
- 80171b8: bf00 nop
- " dsb \n"
- " isb \n"
- " svc 0 \n" /* System call to start first task. */
- " nop \n"
- );
- }
- 80171ba: bf00 nop
- 80171bc: e000ed08 .word 0xe000ed08
- 080171c0 <xPortStartScheduler>:
- /*
- * See header file for description.
- */
- BaseType_t xPortStartScheduler( void )
- {
- 80171c0: b580 push {r7, lr}
- 80171c2: b086 sub sp, #24
- 80171c4: af00 add r7, sp, #0
- configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );
- /* This port can be used on all revisions of the Cortex-M7 core other than
- the r0p1 parts. r0p1 parts should use the port from the
- /source/portable/GCC/ARM_CM7/r0p1 directory. */
- configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
- 80171c6: 4b47 ldr r3, [pc, #284] @ (80172e4 <xPortStartScheduler+0x124>)
- 80171c8: 681b ldr r3, [r3, #0]
- 80171ca: 4a47 ldr r2, [pc, #284] @ (80172e8 <xPortStartScheduler+0x128>)
- 80171cc: 4293 cmp r3, r2
- 80171ce: d10b bne.n 80171e8 <xPortStartScheduler+0x28>
- __asm volatile
- 80171d0: f04f 0350 mov.w r3, #80 @ 0x50
- 80171d4: f383 8811 msr BASEPRI, r3
- 80171d8: f3bf 8f6f isb sy
- 80171dc: f3bf 8f4f dsb sy
- 80171e0: 613b str r3, [r7, #16]
- }
- 80171e2: bf00 nop
- 80171e4: bf00 nop
- 80171e6: e7fd b.n 80171e4 <xPortStartScheduler+0x24>
- configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
- 80171e8: 4b3e ldr r3, [pc, #248] @ (80172e4 <xPortStartScheduler+0x124>)
- 80171ea: 681b ldr r3, [r3, #0]
- 80171ec: 4a3f ldr r2, [pc, #252] @ (80172ec <xPortStartScheduler+0x12c>)
- 80171ee: 4293 cmp r3, r2
- 80171f0: d10b bne.n 801720a <xPortStartScheduler+0x4a>
- __asm volatile
- 80171f2: f04f 0350 mov.w r3, #80 @ 0x50
- 80171f6: f383 8811 msr BASEPRI, r3
- 80171fa: f3bf 8f6f isb sy
- 80171fe: f3bf 8f4f dsb sy
- 8017202: 60fb str r3, [r7, #12]
- }
- 8017204: bf00 nop
- 8017206: bf00 nop
- 8017208: e7fd b.n 8017206 <xPortStartScheduler+0x46>
- #if( configASSERT_DEFINED == 1 )
- {
- volatile uint32_t ulOriginalPriority;
- volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
- 801720a: 4b39 ldr r3, [pc, #228] @ (80172f0 <xPortStartScheduler+0x130>)
- 801720c: 617b str r3, [r7, #20]
- functions can be called. ISR safe functions are those that end in
- "FromISR". FreeRTOS maintains separate thread and ISR API functions to
- ensure interrupt entry is as fast and simple as possible.
- Save the interrupt priority value that is about to be clobbered. */
- ulOriginalPriority = *pucFirstUserPriorityRegister;
- 801720e: 697b ldr r3, [r7, #20]
- 8017210: 781b ldrb r3, [r3, #0]
- 8017212: b2db uxtb r3, r3
- 8017214: 607b str r3, [r7, #4]
- /* Determine the number of priority bits available. First write to all
- possible bits. */
- *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
- 8017216: 697b ldr r3, [r7, #20]
- 8017218: 22ff movs r2, #255 @ 0xff
- 801721a: 701a strb r2, [r3, #0]
- /* Read the value back to see how many bits stuck. */
- ucMaxPriorityValue = *pucFirstUserPriorityRegister;
- 801721c: 697b ldr r3, [r7, #20]
- 801721e: 781b ldrb r3, [r3, #0]
- 8017220: b2db uxtb r3, r3
- 8017222: 70fb strb r3, [r7, #3]
- /* Use the same mask on the maximum system call priority. */
- ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
- 8017224: 78fb ldrb r3, [r7, #3]
- 8017226: b2db uxtb r3, r3
- 8017228: f003 0350 and.w r3, r3, #80 @ 0x50
- 801722c: b2da uxtb r2, r3
- 801722e: 4b31 ldr r3, [pc, #196] @ (80172f4 <xPortStartScheduler+0x134>)
- 8017230: 701a strb r2, [r3, #0]
- /* Calculate the maximum acceptable priority group value for the number
- of bits read back. */
- ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
- 8017232: 4b31 ldr r3, [pc, #196] @ (80172f8 <xPortStartScheduler+0x138>)
- 8017234: 2207 movs r2, #7
- 8017236: 601a str r2, [r3, #0]
- while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
- 8017238: e009 b.n 801724e <xPortStartScheduler+0x8e>
- {
- ulMaxPRIGROUPValue--;
- 801723a: 4b2f ldr r3, [pc, #188] @ (80172f8 <xPortStartScheduler+0x138>)
- 801723c: 681b ldr r3, [r3, #0]
- 801723e: 3b01 subs r3, #1
- 8017240: 4a2d ldr r2, [pc, #180] @ (80172f8 <xPortStartScheduler+0x138>)
- 8017242: 6013 str r3, [r2, #0]
- ucMaxPriorityValue <<= ( uint8_t ) 0x01;
- 8017244: 78fb ldrb r3, [r7, #3]
- 8017246: b2db uxtb r3, r3
- 8017248: 005b lsls r3, r3, #1
- 801724a: b2db uxtb r3, r3
- 801724c: 70fb strb r3, [r7, #3]
- while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
- 801724e: 78fb ldrb r3, [r7, #3]
- 8017250: b2db uxtb r3, r3
- 8017252: f003 0380 and.w r3, r3, #128 @ 0x80
- 8017256: 2b80 cmp r3, #128 @ 0x80
- 8017258: d0ef beq.n 801723a <xPortStartScheduler+0x7a>
- #ifdef configPRIO_BITS
- {
- /* Check the FreeRTOS configuration that defines the number of
- priority bits matches the number of priority bits actually queried
- from the hardware. */
- configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
- 801725a: 4b27 ldr r3, [pc, #156] @ (80172f8 <xPortStartScheduler+0x138>)
- 801725c: 681b ldr r3, [r3, #0]
- 801725e: f1c3 0307 rsb r3, r3, #7
- 8017262: 2b04 cmp r3, #4
- 8017264: d00b beq.n 801727e <xPortStartScheduler+0xbe>
- __asm volatile
- 8017266: f04f 0350 mov.w r3, #80 @ 0x50
- 801726a: f383 8811 msr BASEPRI, r3
- 801726e: f3bf 8f6f isb sy
- 8017272: f3bf 8f4f dsb sy
- 8017276: 60bb str r3, [r7, #8]
- }
- 8017278: bf00 nop
- 801727a: bf00 nop
- 801727c: e7fd b.n 801727a <xPortStartScheduler+0xba>
- }
- #endif
- /* Shift the priority group value back to its position within the AIRCR
- register. */
- ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
- 801727e: 4b1e ldr r3, [pc, #120] @ (80172f8 <xPortStartScheduler+0x138>)
- 8017280: 681b ldr r3, [r3, #0]
- 8017282: 021b lsls r3, r3, #8
- 8017284: 4a1c ldr r2, [pc, #112] @ (80172f8 <xPortStartScheduler+0x138>)
- 8017286: 6013 str r3, [r2, #0]
- ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
- 8017288: 4b1b ldr r3, [pc, #108] @ (80172f8 <xPortStartScheduler+0x138>)
- 801728a: 681b ldr r3, [r3, #0]
- 801728c: f403 63e0 and.w r3, r3, #1792 @ 0x700
- 8017290: 4a19 ldr r2, [pc, #100] @ (80172f8 <xPortStartScheduler+0x138>)
- 8017292: 6013 str r3, [r2, #0]
- /* Restore the clobbered interrupt priority register to its original
- value. */
- *pucFirstUserPriorityRegister = ulOriginalPriority;
- 8017294: 687b ldr r3, [r7, #4]
- 8017296: b2da uxtb r2, r3
- 8017298: 697b ldr r3, [r7, #20]
- 801729a: 701a strb r2, [r3, #0]
- }
- #endif /* conifgASSERT_DEFINED */
- /* Make PendSV and SysTick the lowest priority interrupts. */
- portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
- 801729c: 4b17 ldr r3, [pc, #92] @ (80172fc <xPortStartScheduler+0x13c>)
- 801729e: 681b ldr r3, [r3, #0]
- 80172a0: 4a16 ldr r2, [pc, #88] @ (80172fc <xPortStartScheduler+0x13c>)
- 80172a2: f443 0370 orr.w r3, r3, #15728640 @ 0xf00000
- 80172a6: 6013 str r3, [r2, #0]
- portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
- 80172a8: 4b14 ldr r3, [pc, #80] @ (80172fc <xPortStartScheduler+0x13c>)
- 80172aa: 681b ldr r3, [r3, #0]
- 80172ac: 4a13 ldr r2, [pc, #76] @ (80172fc <xPortStartScheduler+0x13c>)
- 80172ae: f043 4370 orr.w r3, r3, #4026531840 @ 0xf0000000
- 80172b2: 6013 str r3, [r2, #0]
- /* Start the timer that generates the tick ISR. Interrupts are disabled
- here already. */
- vPortSetupTimerInterrupt();
- 80172b4: f000 f8da bl 801746c <vPortSetupTimerInterrupt>
- /* Initialise the critical nesting count ready for the first task. */
- uxCriticalNesting = 0;
- 80172b8: 4b11 ldr r3, [pc, #68] @ (8017300 <xPortStartScheduler+0x140>)
- 80172ba: 2200 movs r2, #0
- 80172bc: 601a str r2, [r3, #0]
- /* Ensure the VFP is enabled - it should be anyway. */
- vPortEnableVFP();
- 80172be: f000 f8f9 bl 80174b4 <vPortEnableVFP>
- /* Lazy save always. */
- *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
- 80172c2: 4b10 ldr r3, [pc, #64] @ (8017304 <xPortStartScheduler+0x144>)
- 80172c4: 681b ldr r3, [r3, #0]
- 80172c6: 4a0f ldr r2, [pc, #60] @ (8017304 <xPortStartScheduler+0x144>)
- 80172c8: f043 4340 orr.w r3, r3, #3221225472 @ 0xc0000000
- 80172cc: 6013 str r3, [r2, #0]
- /* Start the first task. */
- prvPortStartFirstTask();
- 80172ce: f7ff ff63 bl 8017198 <prvPortStartFirstTask>
- exit error function to prevent compiler warnings about a static function
- not being called in the case that the application writer overrides this
- functionality by defining configTASK_RETURN_ADDRESS. Call
- vTaskSwitchContext() so link time optimisation does not remove the
- symbol. */
- vTaskSwitchContext();
- 80172d2: f7fe fbd1 bl 8015a78 <vTaskSwitchContext>
- prvTaskExitError();
- 80172d6: f7ff ff1b bl 8017110 <prvTaskExitError>
- /* Should not get here! */
- return 0;
- 80172da: 2300 movs r3, #0
- }
- 80172dc: 4618 mov r0, r3
- 80172de: 3718 adds r7, #24
- 80172e0: 46bd mov sp, r7
- 80172e2: bd80 pop {r7, pc}
- 80172e4: e000ed00 .word 0xe000ed00
- 80172e8: 410fc271 .word 0x410fc271
- 80172ec: 410fc270 .word 0x410fc270
- 80172f0: e000e400 .word 0xe000e400
- 80172f4: 24002c6c .word 0x24002c6c
- 80172f8: 24002c70 .word 0x24002c70
- 80172fc: e000ed20 .word 0xe000ed20
- 8017300: 24000044 .word 0x24000044
- 8017304: e000ef34 .word 0xe000ef34
- 08017308 <vPortEnterCritical>:
- configASSERT( uxCriticalNesting == 1000UL );
- }
- /*-----------------------------------------------------------*/
- void vPortEnterCritical( void )
- {
- 8017308: b480 push {r7}
- 801730a: b083 sub sp, #12
- 801730c: af00 add r7, sp, #0
- __asm volatile
- 801730e: f04f 0350 mov.w r3, #80 @ 0x50
- 8017312: f383 8811 msr BASEPRI, r3
- 8017316: f3bf 8f6f isb sy
- 801731a: f3bf 8f4f dsb sy
- 801731e: 607b str r3, [r7, #4]
- }
- 8017320: bf00 nop
- portDISABLE_INTERRUPTS();
- uxCriticalNesting++;
- 8017322: 4b10 ldr r3, [pc, #64] @ (8017364 <vPortEnterCritical+0x5c>)
- 8017324: 681b ldr r3, [r3, #0]
- 8017326: 3301 adds r3, #1
- 8017328: 4a0e ldr r2, [pc, #56] @ (8017364 <vPortEnterCritical+0x5c>)
- 801732a: 6013 str r3, [r2, #0]
- /* This is not the interrupt safe version of the enter critical function so
- assert() if it is being called from an interrupt context. Only API
- functions that end in "FromISR" can be used in an interrupt. Only assert if
- the critical nesting count is 1 to protect against recursive calls if the
- assert function also uses a critical section. */
- if( uxCriticalNesting == 1 )
- 801732c: 4b0d ldr r3, [pc, #52] @ (8017364 <vPortEnterCritical+0x5c>)
- 801732e: 681b ldr r3, [r3, #0]
- 8017330: 2b01 cmp r3, #1
- 8017332: d110 bne.n 8017356 <vPortEnterCritical+0x4e>
- {
- configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
- 8017334: 4b0c ldr r3, [pc, #48] @ (8017368 <vPortEnterCritical+0x60>)
- 8017336: 681b ldr r3, [r3, #0]
- 8017338: b2db uxtb r3, r3
- 801733a: 2b00 cmp r3, #0
- 801733c: d00b beq.n 8017356 <vPortEnterCritical+0x4e>
- __asm volatile
- 801733e: f04f 0350 mov.w r3, #80 @ 0x50
- 8017342: f383 8811 msr BASEPRI, r3
- 8017346: f3bf 8f6f isb sy
- 801734a: f3bf 8f4f dsb sy
- 801734e: 603b str r3, [r7, #0]
- }
- 8017350: bf00 nop
- 8017352: bf00 nop
- 8017354: e7fd b.n 8017352 <vPortEnterCritical+0x4a>
- }
- }
- 8017356: bf00 nop
- 8017358: 370c adds r7, #12
- 801735a: 46bd mov sp, r7
- 801735c: f85d 7b04 ldr.w r7, [sp], #4
- 8017360: 4770 bx lr
- 8017362: bf00 nop
- 8017364: 24000044 .word 0x24000044
- 8017368: e000ed04 .word 0xe000ed04
- 0801736c <vPortExitCritical>:
- /*-----------------------------------------------------------*/
- void vPortExitCritical( void )
- {
- 801736c: b480 push {r7}
- 801736e: b083 sub sp, #12
- 8017370: af00 add r7, sp, #0
- configASSERT( uxCriticalNesting );
- 8017372: 4b12 ldr r3, [pc, #72] @ (80173bc <vPortExitCritical+0x50>)
- 8017374: 681b ldr r3, [r3, #0]
- 8017376: 2b00 cmp r3, #0
- 8017378: d10b bne.n 8017392 <vPortExitCritical+0x26>
- __asm volatile
- 801737a: f04f 0350 mov.w r3, #80 @ 0x50
- 801737e: f383 8811 msr BASEPRI, r3
- 8017382: f3bf 8f6f isb sy
- 8017386: f3bf 8f4f dsb sy
- 801738a: 607b str r3, [r7, #4]
- }
- 801738c: bf00 nop
- 801738e: bf00 nop
- 8017390: e7fd b.n 801738e <vPortExitCritical+0x22>
- uxCriticalNesting--;
- 8017392: 4b0a ldr r3, [pc, #40] @ (80173bc <vPortExitCritical+0x50>)
- 8017394: 681b ldr r3, [r3, #0]
- 8017396: 3b01 subs r3, #1
- 8017398: 4a08 ldr r2, [pc, #32] @ (80173bc <vPortExitCritical+0x50>)
- 801739a: 6013 str r3, [r2, #0]
- if( uxCriticalNesting == 0 )
- 801739c: 4b07 ldr r3, [pc, #28] @ (80173bc <vPortExitCritical+0x50>)
- 801739e: 681b ldr r3, [r3, #0]
- 80173a0: 2b00 cmp r3, #0
- 80173a2: d105 bne.n 80173b0 <vPortExitCritical+0x44>
- 80173a4: 2300 movs r3, #0
- 80173a6: 603b str r3, [r7, #0]
- __asm volatile
- 80173a8: 683b ldr r3, [r7, #0]
- 80173aa: f383 8811 msr BASEPRI, r3
- }
- 80173ae: bf00 nop
- {
- portENABLE_INTERRUPTS();
- }
- }
- 80173b0: bf00 nop
- 80173b2: 370c adds r7, #12
- 80173b4: 46bd mov sp, r7
- 80173b6: f85d 7b04 ldr.w r7, [sp], #4
- 80173ba: 4770 bx lr
- 80173bc: 24000044 .word 0x24000044
- 080173c0 <PendSV_Handler>:
- void xPortPendSVHandler( void )
- {
- /* This is a naked function. */
- __asm volatile
- 80173c0: f3ef 8009 mrs r0, PSP
- 80173c4: f3bf 8f6f isb sy
- 80173c8: 4b15 ldr r3, [pc, #84] @ (8017420 <pxCurrentTCBConst>)
- 80173ca: 681a ldr r2, [r3, #0]
- 80173cc: f01e 0f10 tst.w lr, #16
- 80173d0: bf08 it eq
- 80173d2: ed20 8a10 vstmdbeq r0!, {s16-s31}
- 80173d6: e920 4ff0 stmdb r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
- 80173da: 6010 str r0, [r2, #0]
- 80173dc: e92d 0009 stmdb sp!, {r0, r3}
- 80173e0: f04f 0050 mov.w r0, #80 @ 0x50
- 80173e4: f380 8811 msr BASEPRI, r0
- 80173e8: f3bf 8f4f dsb sy
- 80173ec: f3bf 8f6f isb sy
- 80173f0: f7fe fb42 bl 8015a78 <vTaskSwitchContext>
- 80173f4: f04f 0000 mov.w r0, #0
- 80173f8: f380 8811 msr BASEPRI, r0
- 80173fc: bc09 pop {r0, r3}
- 80173fe: 6819 ldr r1, [r3, #0]
- 8017400: 6808 ldr r0, [r1, #0]
- 8017402: e8b0 4ff0 ldmia.w r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
- 8017406: f01e 0f10 tst.w lr, #16
- 801740a: bf08 it eq
- 801740c: ecb0 8a10 vldmiaeq r0!, {s16-s31}
- 8017410: f380 8809 msr PSP, r0
- 8017414: f3bf 8f6f isb sy
- 8017418: 4770 bx lr
- 801741a: bf00 nop
- 801741c: f3af 8000 nop.w
- 08017420 <pxCurrentTCBConst>:
- 8017420: 24002640 .word 0x24002640
- " \n"
- " .align 4 \n"
- "pxCurrentTCBConst: .word pxCurrentTCB \n"
- ::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
- );
- }
- 8017424: bf00 nop
- 8017426: bf00 nop
- 08017428 <xPortSysTickHandler>:
- /*-----------------------------------------------------------*/
- void xPortSysTickHandler( void )
- {
- 8017428: b580 push {r7, lr}
- 801742a: b082 sub sp, #8
- 801742c: af00 add r7, sp, #0
- __asm volatile
- 801742e: f04f 0350 mov.w r3, #80 @ 0x50
- 8017432: f383 8811 msr BASEPRI, r3
- 8017436: f3bf 8f6f isb sy
- 801743a: f3bf 8f4f dsb sy
- 801743e: 607b str r3, [r7, #4]
- }
- 8017440: bf00 nop
- save and then restore the interrupt mask value as its value is already
- known. */
- portDISABLE_INTERRUPTS();
- {
- /* Increment the RTOS tick. */
- if( xTaskIncrementTick() != pdFALSE )
- 8017442: f7fe fa5f bl 8015904 <xTaskIncrementTick>
- 8017446: 4603 mov r3, r0
- 8017448: 2b00 cmp r3, #0
- 801744a: d003 beq.n 8017454 <xPortSysTickHandler+0x2c>
- {
- /* A context switch is required. Context switching is performed in
- the PendSV interrupt. Pend the PendSV interrupt. */
- portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
- 801744c: 4b06 ldr r3, [pc, #24] @ (8017468 <xPortSysTickHandler+0x40>)
- 801744e: f04f 5280 mov.w r2, #268435456 @ 0x10000000
- 8017452: 601a str r2, [r3, #0]
- 8017454: 2300 movs r3, #0
- 8017456: 603b str r3, [r7, #0]
- __asm volatile
- 8017458: 683b ldr r3, [r7, #0]
- 801745a: f383 8811 msr BASEPRI, r3
- }
- 801745e: bf00 nop
- }
- }
- portENABLE_INTERRUPTS();
- }
- 8017460: bf00 nop
- 8017462: 3708 adds r7, #8
- 8017464: 46bd mov sp, r7
- 8017466: bd80 pop {r7, pc}
- 8017468: e000ed04 .word 0xe000ed04
- 0801746c <vPortSetupTimerInterrupt>:
- /*
- * Setup the systick timer to generate the tick interrupts at the required
- * frequency.
- */
- __attribute__(( weak )) void vPortSetupTimerInterrupt( void )
- {
- 801746c: b480 push {r7}
- 801746e: af00 add r7, sp, #0
- ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
- }
- #endif /* configUSE_TICKLESS_IDLE */
- /* Stop and clear the SysTick. */
- portNVIC_SYSTICK_CTRL_REG = 0UL;
- 8017470: 4b0b ldr r3, [pc, #44] @ (80174a0 <vPortSetupTimerInterrupt+0x34>)
- 8017472: 2200 movs r2, #0
- 8017474: 601a str r2, [r3, #0]
- portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
- 8017476: 4b0b ldr r3, [pc, #44] @ (80174a4 <vPortSetupTimerInterrupt+0x38>)
- 8017478: 2200 movs r2, #0
- 801747a: 601a str r2, [r3, #0]
- /* Configure SysTick to interrupt at the requested rate. */
- portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
- 801747c: 4b0a ldr r3, [pc, #40] @ (80174a8 <vPortSetupTimerInterrupt+0x3c>)
- 801747e: 681b ldr r3, [r3, #0]
- 8017480: 4a0a ldr r2, [pc, #40] @ (80174ac <vPortSetupTimerInterrupt+0x40>)
- 8017482: fba2 2303 umull r2, r3, r2, r3
- 8017486: 099b lsrs r3, r3, #6
- 8017488: 4a09 ldr r2, [pc, #36] @ (80174b0 <vPortSetupTimerInterrupt+0x44>)
- 801748a: 3b01 subs r3, #1
- 801748c: 6013 str r3, [r2, #0]
- portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
- 801748e: 4b04 ldr r3, [pc, #16] @ (80174a0 <vPortSetupTimerInterrupt+0x34>)
- 8017490: 2207 movs r2, #7
- 8017492: 601a str r2, [r3, #0]
- }
- 8017494: bf00 nop
- 8017496: 46bd mov sp, r7
- 8017498: f85d 7b04 ldr.w r7, [sp], #4
- 801749c: 4770 bx lr
- 801749e: bf00 nop
- 80174a0: e000e010 .word 0xe000e010
- 80174a4: e000e018 .word 0xe000e018
- 80174a8: 24000034 .word 0x24000034
- 80174ac: 10624dd3 .word 0x10624dd3
- 80174b0: e000e014 .word 0xe000e014
- 080174b4 <vPortEnableVFP>:
- /*-----------------------------------------------------------*/
- /* This is a naked function. */
- static void vPortEnableVFP( void )
- {
- __asm volatile
- 80174b4: f8df 000c ldr.w r0, [pc, #12] @ 80174c4 <vPortEnableVFP+0x10>
- 80174b8: 6801 ldr r1, [r0, #0]
- 80174ba: f441 0170 orr.w r1, r1, #15728640 @ 0xf00000
- 80174be: 6001 str r1, [r0, #0]
- 80174c0: 4770 bx lr
- " \n"
- " orr r1, r1, #( 0xf << 20 ) \n" /* Enable CP10 and CP11 coprocessors, then save back. */
- " str r1, [r0] \n"
- " bx r14 "
- );
- }
- 80174c2: bf00 nop
- 80174c4: e000ed88 .word 0xe000ed88
- 080174c8 <vPortValidateInterruptPriority>:
- /*-----------------------------------------------------------*/
- #if( configASSERT_DEFINED == 1 )
- void vPortValidateInterruptPriority( void )
- {
- 80174c8: b480 push {r7}
- 80174ca: b085 sub sp, #20
- 80174cc: af00 add r7, sp, #0
- uint32_t ulCurrentInterrupt;
- uint8_t ucCurrentPriority;
- /* Obtain the number of the currently executing interrupt. */
- __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
- 80174ce: f3ef 8305 mrs r3, IPSR
- 80174d2: 60fb str r3, [r7, #12]
- /* Is the interrupt number a user defined interrupt? */
- if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
- 80174d4: 68fb ldr r3, [r7, #12]
- 80174d6: 2b0f cmp r3, #15
- 80174d8: d915 bls.n 8017506 <vPortValidateInterruptPriority+0x3e>
- {
- /* Look up the interrupt's priority. */
- ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
- 80174da: 4a18 ldr r2, [pc, #96] @ (801753c <vPortValidateInterruptPriority+0x74>)
- 80174dc: 68fb ldr r3, [r7, #12]
- 80174de: 4413 add r3, r2
- 80174e0: 781b ldrb r3, [r3, #0]
- 80174e2: 72fb strb r3, [r7, #11]
- interrupt entry is as fast and simple as possible.
- The following links provide detailed information:
- http://www.freertos.org/RTOS-Cortex-M3-M4.html
- http://www.freertos.org/FAQHelp.html */
- configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
- 80174e4: 4b16 ldr r3, [pc, #88] @ (8017540 <vPortValidateInterruptPriority+0x78>)
- 80174e6: 781b ldrb r3, [r3, #0]
- 80174e8: 7afa ldrb r2, [r7, #11]
- 80174ea: 429a cmp r2, r3
- 80174ec: d20b bcs.n 8017506 <vPortValidateInterruptPriority+0x3e>
- __asm volatile
- 80174ee: f04f 0350 mov.w r3, #80 @ 0x50
- 80174f2: f383 8811 msr BASEPRI, r3
- 80174f6: f3bf 8f6f isb sy
- 80174fa: f3bf 8f4f dsb sy
- 80174fe: 607b str r3, [r7, #4]
- }
- 8017500: bf00 nop
- 8017502: bf00 nop
- 8017504: e7fd b.n 8017502 <vPortValidateInterruptPriority+0x3a>
- configuration then the correct setting can be achieved on all Cortex-M
- devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
- scheduler. Note however that some vendor specific peripheral libraries
- assume a non-zero priority group setting, in which cases using a value
- of zero will result in unpredictable behaviour. */
- configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
- 8017506: 4b0f ldr r3, [pc, #60] @ (8017544 <vPortValidateInterruptPriority+0x7c>)
- 8017508: 681b ldr r3, [r3, #0]
- 801750a: f403 62e0 and.w r2, r3, #1792 @ 0x700
- 801750e: 4b0e ldr r3, [pc, #56] @ (8017548 <vPortValidateInterruptPriority+0x80>)
- 8017510: 681b ldr r3, [r3, #0]
- 8017512: 429a cmp r2, r3
- 8017514: d90b bls.n 801752e <vPortValidateInterruptPriority+0x66>
- __asm volatile
- 8017516: f04f 0350 mov.w r3, #80 @ 0x50
- 801751a: f383 8811 msr BASEPRI, r3
- 801751e: f3bf 8f6f isb sy
- 8017522: f3bf 8f4f dsb sy
- 8017526: 603b str r3, [r7, #0]
- }
- 8017528: bf00 nop
- 801752a: bf00 nop
- 801752c: e7fd b.n 801752a <vPortValidateInterruptPriority+0x62>
- }
- 801752e: bf00 nop
- 8017530: 3714 adds r7, #20
- 8017532: 46bd mov sp, r7
- 8017534: f85d 7b04 ldr.w r7, [sp], #4
- 8017538: 4770 bx lr
- 801753a: bf00 nop
- 801753c: e000e3f0 .word 0xe000e3f0
- 8017540: 24002c6c .word 0x24002c6c
- 8017544: e000ed0c .word 0xe000ed0c
- 8017548: 24002c70 .word 0x24002c70
- 0801754c <pvPortMalloc>:
- static size_t xBlockAllocatedBit = 0;
- /*-----------------------------------------------------------*/
- void *pvPortMalloc( size_t xWantedSize )
- {
- 801754c: b580 push {r7, lr}
- 801754e: b08a sub sp, #40 @ 0x28
- 8017550: af00 add r7, sp, #0
- 8017552: 6078 str r0, [r7, #4]
- BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
- void *pvReturn = NULL;
- 8017554: 2300 movs r3, #0
- 8017556: 61fb str r3, [r7, #28]
- vTaskSuspendAll();
- 8017558: f7fe f918 bl 801578c <vTaskSuspendAll>
- {
- /* If this is the first call to malloc then the heap will require
- initialisation to setup the list of free blocks. */
- if( pxEnd == NULL )
- 801755c: 4b5c ldr r3, [pc, #368] @ (80176d0 <pvPortMalloc+0x184>)
- 801755e: 681b ldr r3, [r3, #0]
- 8017560: 2b00 cmp r3, #0
- 8017562: d101 bne.n 8017568 <pvPortMalloc+0x1c>
- {
- prvHeapInit();
- 8017564: f000 f924 bl 80177b0 <prvHeapInit>
- /* Check the requested block size is not so large that the top bit is
- set. The top bit of the block size member of the BlockLink_t structure
- is used to determine who owns the block - the application or the
- kernel, so it must be free. */
- if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
- 8017568: 4b5a ldr r3, [pc, #360] @ (80176d4 <pvPortMalloc+0x188>)
- 801756a: 681a ldr r2, [r3, #0]
- 801756c: 687b ldr r3, [r7, #4]
- 801756e: 4013 ands r3, r2
- 8017570: 2b00 cmp r3, #0
- 8017572: f040 8095 bne.w 80176a0 <pvPortMalloc+0x154>
- {
- /* The wanted size is increased so it can contain a BlockLink_t
- structure in addition to the requested amount of bytes. */
- if( xWantedSize > 0 )
- 8017576: 687b ldr r3, [r7, #4]
- 8017578: 2b00 cmp r3, #0
- 801757a: d01e beq.n 80175ba <pvPortMalloc+0x6e>
- {
- xWantedSize += xHeapStructSize;
- 801757c: 2208 movs r2, #8
- 801757e: 687b ldr r3, [r7, #4]
- 8017580: 4413 add r3, r2
- 8017582: 607b str r3, [r7, #4]
- /* Ensure that blocks are always aligned to the required number
- of bytes. */
- if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
- 8017584: 687b ldr r3, [r7, #4]
- 8017586: f003 0307 and.w r3, r3, #7
- 801758a: 2b00 cmp r3, #0
- 801758c: d015 beq.n 80175ba <pvPortMalloc+0x6e>
- {
- /* Byte alignment required. */
- xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
- 801758e: 687b ldr r3, [r7, #4]
- 8017590: f023 0307 bic.w r3, r3, #7
- 8017594: 3308 adds r3, #8
- 8017596: 607b str r3, [r7, #4]
- configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
- 8017598: 687b ldr r3, [r7, #4]
- 801759a: f003 0307 and.w r3, r3, #7
- 801759e: 2b00 cmp r3, #0
- 80175a0: d00b beq.n 80175ba <pvPortMalloc+0x6e>
- __asm volatile
- 80175a2: f04f 0350 mov.w r3, #80 @ 0x50
- 80175a6: f383 8811 msr BASEPRI, r3
- 80175aa: f3bf 8f6f isb sy
- 80175ae: f3bf 8f4f dsb sy
- 80175b2: 617b str r3, [r7, #20]
- }
- 80175b4: bf00 nop
- 80175b6: bf00 nop
- 80175b8: e7fd b.n 80175b6 <pvPortMalloc+0x6a>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
- 80175ba: 687b ldr r3, [r7, #4]
- 80175bc: 2b00 cmp r3, #0
- 80175be: d06f beq.n 80176a0 <pvPortMalloc+0x154>
- 80175c0: 4b45 ldr r3, [pc, #276] @ (80176d8 <pvPortMalloc+0x18c>)
- 80175c2: 681b ldr r3, [r3, #0]
- 80175c4: 687a ldr r2, [r7, #4]
- 80175c6: 429a cmp r2, r3
- 80175c8: d86a bhi.n 80176a0 <pvPortMalloc+0x154>
- {
- /* Traverse the list from the start (lowest address) block until
- one of adequate size is found. */
- pxPreviousBlock = &xStart;
- 80175ca: 4b44 ldr r3, [pc, #272] @ (80176dc <pvPortMalloc+0x190>)
- 80175cc: 623b str r3, [r7, #32]
- pxBlock = xStart.pxNextFreeBlock;
- 80175ce: 4b43 ldr r3, [pc, #268] @ (80176dc <pvPortMalloc+0x190>)
- 80175d0: 681b ldr r3, [r3, #0]
- 80175d2: 627b str r3, [r7, #36] @ 0x24
- while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
- 80175d4: e004 b.n 80175e0 <pvPortMalloc+0x94>
- {
- pxPreviousBlock = pxBlock;
- 80175d6: 6a7b ldr r3, [r7, #36] @ 0x24
- 80175d8: 623b str r3, [r7, #32]
- pxBlock = pxBlock->pxNextFreeBlock;
- 80175da: 6a7b ldr r3, [r7, #36] @ 0x24
- 80175dc: 681b ldr r3, [r3, #0]
- 80175de: 627b str r3, [r7, #36] @ 0x24
- while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
- 80175e0: 6a7b ldr r3, [r7, #36] @ 0x24
- 80175e2: 685b ldr r3, [r3, #4]
- 80175e4: 687a ldr r2, [r7, #4]
- 80175e6: 429a cmp r2, r3
- 80175e8: d903 bls.n 80175f2 <pvPortMalloc+0xa6>
- 80175ea: 6a7b ldr r3, [r7, #36] @ 0x24
- 80175ec: 681b ldr r3, [r3, #0]
- 80175ee: 2b00 cmp r3, #0
- 80175f0: d1f1 bne.n 80175d6 <pvPortMalloc+0x8a>
- }
- /* If the end marker was reached then a block of adequate size
- was not found. */
- if( pxBlock != pxEnd )
- 80175f2: 4b37 ldr r3, [pc, #220] @ (80176d0 <pvPortMalloc+0x184>)
- 80175f4: 681b ldr r3, [r3, #0]
- 80175f6: 6a7a ldr r2, [r7, #36] @ 0x24
- 80175f8: 429a cmp r2, r3
- 80175fa: d051 beq.n 80176a0 <pvPortMalloc+0x154>
- {
- /* Return the memory space pointed to - jumping over the
- BlockLink_t structure at its start. */
- pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
- 80175fc: 6a3b ldr r3, [r7, #32]
- 80175fe: 681b ldr r3, [r3, #0]
- 8017600: 2208 movs r2, #8
- 8017602: 4413 add r3, r2
- 8017604: 61fb str r3, [r7, #28]
- /* This block is being returned for use so must be taken out
- of the list of free blocks. */
- pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
- 8017606: 6a7b ldr r3, [r7, #36] @ 0x24
- 8017608: 681a ldr r2, [r3, #0]
- 801760a: 6a3b ldr r3, [r7, #32]
- 801760c: 601a str r2, [r3, #0]
- /* If the block is larger than required it can be split into
- two. */
- if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
- 801760e: 6a7b ldr r3, [r7, #36] @ 0x24
- 8017610: 685a ldr r2, [r3, #4]
- 8017612: 687b ldr r3, [r7, #4]
- 8017614: 1ad2 subs r2, r2, r3
- 8017616: 2308 movs r3, #8
- 8017618: 005b lsls r3, r3, #1
- 801761a: 429a cmp r2, r3
- 801761c: d920 bls.n 8017660 <pvPortMalloc+0x114>
- {
- /* This block is to be split into two. Create a new
- block following the number of bytes requested. The void
- cast is used to prevent byte alignment warnings from the
- compiler. */
- pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
- 801761e: 6a7a ldr r2, [r7, #36] @ 0x24
- 8017620: 687b ldr r3, [r7, #4]
- 8017622: 4413 add r3, r2
- 8017624: 61bb str r3, [r7, #24]
- configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
- 8017626: 69bb ldr r3, [r7, #24]
- 8017628: f003 0307 and.w r3, r3, #7
- 801762c: 2b00 cmp r3, #0
- 801762e: d00b beq.n 8017648 <pvPortMalloc+0xfc>
- __asm volatile
- 8017630: f04f 0350 mov.w r3, #80 @ 0x50
- 8017634: f383 8811 msr BASEPRI, r3
- 8017638: f3bf 8f6f isb sy
- 801763c: f3bf 8f4f dsb sy
- 8017640: 613b str r3, [r7, #16]
- }
- 8017642: bf00 nop
- 8017644: bf00 nop
- 8017646: e7fd b.n 8017644 <pvPortMalloc+0xf8>
- /* Calculate the sizes of two blocks split from the
- single block. */
- pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
- 8017648: 6a7b ldr r3, [r7, #36] @ 0x24
- 801764a: 685a ldr r2, [r3, #4]
- 801764c: 687b ldr r3, [r7, #4]
- 801764e: 1ad2 subs r2, r2, r3
- 8017650: 69bb ldr r3, [r7, #24]
- 8017652: 605a str r2, [r3, #4]
- pxBlock->xBlockSize = xWantedSize;
- 8017654: 6a7b ldr r3, [r7, #36] @ 0x24
- 8017656: 687a ldr r2, [r7, #4]
- 8017658: 605a str r2, [r3, #4]
- /* Insert the new block into the list of free blocks. */
- prvInsertBlockIntoFreeList( pxNewBlockLink );
- 801765a: 69b8 ldr r0, [r7, #24]
- 801765c: f000 f90a bl 8017874 <prvInsertBlockIntoFreeList>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- xFreeBytesRemaining -= pxBlock->xBlockSize;
- 8017660: 4b1d ldr r3, [pc, #116] @ (80176d8 <pvPortMalloc+0x18c>)
- 8017662: 681a ldr r2, [r3, #0]
- 8017664: 6a7b ldr r3, [r7, #36] @ 0x24
- 8017666: 685b ldr r3, [r3, #4]
- 8017668: 1ad3 subs r3, r2, r3
- 801766a: 4a1b ldr r2, [pc, #108] @ (80176d8 <pvPortMalloc+0x18c>)
- 801766c: 6013 str r3, [r2, #0]
- if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
- 801766e: 4b1a ldr r3, [pc, #104] @ (80176d8 <pvPortMalloc+0x18c>)
- 8017670: 681a ldr r2, [r3, #0]
- 8017672: 4b1b ldr r3, [pc, #108] @ (80176e0 <pvPortMalloc+0x194>)
- 8017674: 681b ldr r3, [r3, #0]
- 8017676: 429a cmp r2, r3
- 8017678: d203 bcs.n 8017682 <pvPortMalloc+0x136>
- {
- xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
- 801767a: 4b17 ldr r3, [pc, #92] @ (80176d8 <pvPortMalloc+0x18c>)
- 801767c: 681b ldr r3, [r3, #0]
- 801767e: 4a18 ldr r2, [pc, #96] @ (80176e0 <pvPortMalloc+0x194>)
- 8017680: 6013 str r3, [r2, #0]
- mtCOVERAGE_TEST_MARKER();
- }
- /* The block is being returned - it is allocated and owned
- by the application and has no "next" block. */
- pxBlock->xBlockSize |= xBlockAllocatedBit;
- 8017682: 6a7b ldr r3, [r7, #36] @ 0x24
- 8017684: 685a ldr r2, [r3, #4]
- 8017686: 4b13 ldr r3, [pc, #76] @ (80176d4 <pvPortMalloc+0x188>)
- 8017688: 681b ldr r3, [r3, #0]
- 801768a: 431a orrs r2, r3
- 801768c: 6a7b ldr r3, [r7, #36] @ 0x24
- 801768e: 605a str r2, [r3, #4]
- pxBlock->pxNextFreeBlock = NULL;
- 8017690: 6a7b ldr r3, [r7, #36] @ 0x24
- 8017692: 2200 movs r2, #0
- 8017694: 601a str r2, [r3, #0]
- xNumberOfSuccessfulAllocations++;
- 8017696: 4b13 ldr r3, [pc, #76] @ (80176e4 <pvPortMalloc+0x198>)
- 8017698: 681b ldr r3, [r3, #0]
- 801769a: 3301 adds r3, #1
- 801769c: 4a11 ldr r2, [pc, #68] @ (80176e4 <pvPortMalloc+0x198>)
- 801769e: 6013 str r3, [r2, #0]
- mtCOVERAGE_TEST_MARKER();
- }
- traceMALLOC( pvReturn, xWantedSize );
- }
- ( void ) xTaskResumeAll();
- 80176a0: f7fe f882 bl 80157a8 <xTaskResumeAll>
- mtCOVERAGE_TEST_MARKER();
- }
- }
- #endif
- configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
- 80176a4: 69fb ldr r3, [r7, #28]
- 80176a6: f003 0307 and.w r3, r3, #7
- 80176aa: 2b00 cmp r3, #0
- 80176ac: d00b beq.n 80176c6 <pvPortMalloc+0x17a>
- __asm volatile
- 80176ae: f04f 0350 mov.w r3, #80 @ 0x50
- 80176b2: f383 8811 msr BASEPRI, r3
- 80176b6: f3bf 8f6f isb sy
- 80176ba: f3bf 8f4f dsb sy
- 80176be: 60fb str r3, [r7, #12]
- }
- 80176c0: bf00 nop
- 80176c2: bf00 nop
- 80176c4: e7fd b.n 80176c2 <pvPortMalloc+0x176>
- return pvReturn;
- 80176c6: 69fb ldr r3, [r7, #28]
- }
- 80176c8: 4618 mov r0, r3
- 80176ca: 3728 adds r7, #40 @ 0x28
- 80176cc: 46bd mov sp, r7
- 80176ce: bd80 pop {r7, pc}
- 80176d0: 24012c7c .word 0x24012c7c
- 80176d4: 24012c90 .word 0x24012c90
- 80176d8: 24012c80 .word 0x24012c80
- 80176dc: 24012c74 .word 0x24012c74
- 80176e0: 24012c84 .word 0x24012c84
- 80176e4: 24012c88 .word 0x24012c88
- 080176e8 <vPortFree>:
- /*-----------------------------------------------------------*/
- void vPortFree( void *pv )
- {
- 80176e8: b580 push {r7, lr}
- 80176ea: b086 sub sp, #24
- 80176ec: af00 add r7, sp, #0
- 80176ee: 6078 str r0, [r7, #4]
- uint8_t *puc = ( uint8_t * ) pv;
- 80176f0: 687b ldr r3, [r7, #4]
- 80176f2: 617b str r3, [r7, #20]
- BlockLink_t *pxLink;
- if( pv != NULL )
- 80176f4: 687b ldr r3, [r7, #4]
- 80176f6: 2b00 cmp r3, #0
- 80176f8: d04f beq.n 801779a <vPortFree+0xb2>
- {
- /* The memory being freed will have an BlockLink_t structure immediately
- before it. */
- puc -= xHeapStructSize;
- 80176fa: 2308 movs r3, #8
- 80176fc: 425b negs r3, r3
- 80176fe: 697a ldr r2, [r7, #20]
- 8017700: 4413 add r3, r2
- 8017702: 617b str r3, [r7, #20]
- /* This casting is to keep the compiler from issuing warnings. */
- pxLink = ( void * ) puc;
- 8017704: 697b ldr r3, [r7, #20]
- 8017706: 613b str r3, [r7, #16]
- /* Check the block is actually allocated. */
- configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
- 8017708: 693b ldr r3, [r7, #16]
- 801770a: 685a ldr r2, [r3, #4]
- 801770c: 4b25 ldr r3, [pc, #148] @ (80177a4 <vPortFree+0xbc>)
- 801770e: 681b ldr r3, [r3, #0]
- 8017710: 4013 ands r3, r2
- 8017712: 2b00 cmp r3, #0
- 8017714: d10b bne.n 801772e <vPortFree+0x46>
- __asm volatile
- 8017716: f04f 0350 mov.w r3, #80 @ 0x50
- 801771a: f383 8811 msr BASEPRI, r3
- 801771e: f3bf 8f6f isb sy
- 8017722: f3bf 8f4f dsb sy
- 8017726: 60fb str r3, [r7, #12]
- }
- 8017728: bf00 nop
- 801772a: bf00 nop
- 801772c: e7fd b.n 801772a <vPortFree+0x42>
- configASSERT( pxLink->pxNextFreeBlock == NULL );
- 801772e: 693b ldr r3, [r7, #16]
- 8017730: 681b ldr r3, [r3, #0]
- 8017732: 2b00 cmp r3, #0
- 8017734: d00b beq.n 801774e <vPortFree+0x66>
- __asm volatile
- 8017736: f04f 0350 mov.w r3, #80 @ 0x50
- 801773a: f383 8811 msr BASEPRI, r3
- 801773e: f3bf 8f6f isb sy
- 8017742: f3bf 8f4f dsb sy
- 8017746: 60bb str r3, [r7, #8]
- }
- 8017748: bf00 nop
- 801774a: bf00 nop
- 801774c: e7fd b.n 801774a <vPortFree+0x62>
- if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
- 801774e: 693b ldr r3, [r7, #16]
- 8017750: 685a ldr r2, [r3, #4]
- 8017752: 4b14 ldr r3, [pc, #80] @ (80177a4 <vPortFree+0xbc>)
- 8017754: 681b ldr r3, [r3, #0]
- 8017756: 4013 ands r3, r2
- 8017758: 2b00 cmp r3, #0
- 801775a: d01e beq.n 801779a <vPortFree+0xb2>
- {
- if( pxLink->pxNextFreeBlock == NULL )
- 801775c: 693b ldr r3, [r7, #16]
- 801775e: 681b ldr r3, [r3, #0]
- 8017760: 2b00 cmp r3, #0
- 8017762: d11a bne.n 801779a <vPortFree+0xb2>
- {
- /* The block is being returned to the heap - it is no longer
- allocated. */
- pxLink->xBlockSize &= ~xBlockAllocatedBit;
- 8017764: 693b ldr r3, [r7, #16]
- 8017766: 685a ldr r2, [r3, #4]
- 8017768: 4b0e ldr r3, [pc, #56] @ (80177a4 <vPortFree+0xbc>)
- 801776a: 681b ldr r3, [r3, #0]
- 801776c: 43db mvns r3, r3
- 801776e: 401a ands r2, r3
- 8017770: 693b ldr r3, [r7, #16]
- 8017772: 605a str r2, [r3, #4]
- vTaskSuspendAll();
- 8017774: f7fe f80a bl 801578c <vTaskSuspendAll>
- {
- /* Add this block to the list of free blocks. */
- xFreeBytesRemaining += pxLink->xBlockSize;
- 8017778: 693b ldr r3, [r7, #16]
- 801777a: 685a ldr r2, [r3, #4]
- 801777c: 4b0a ldr r3, [pc, #40] @ (80177a8 <vPortFree+0xc0>)
- 801777e: 681b ldr r3, [r3, #0]
- 8017780: 4413 add r3, r2
- 8017782: 4a09 ldr r2, [pc, #36] @ (80177a8 <vPortFree+0xc0>)
- 8017784: 6013 str r3, [r2, #0]
- traceFREE( pv, pxLink->xBlockSize );
- prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
- 8017786: 6938 ldr r0, [r7, #16]
- 8017788: f000 f874 bl 8017874 <prvInsertBlockIntoFreeList>
- xNumberOfSuccessfulFrees++;
- 801778c: 4b07 ldr r3, [pc, #28] @ (80177ac <vPortFree+0xc4>)
- 801778e: 681b ldr r3, [r3, #0]
- 8017790: 3301 adds r3, #1
- 8017792: 4a06 ldr r2, [pc, #24] @ (80177ac <vPortFree+0xc4>)
- 8017794: 6013 str r3, [r2, #0]
- }
- ( void ) xTaskResumeAll();
- 8017796: f7fe f807 bl 80157a8 <xTaskResumeAll>
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- }
- 801779a: bf00 nop
- 801779c: 3718 adds r7, #24
- 801779e: 46bd mov sp, r7
- 80177a0: bd80 pop {r7, pc}
- 80177a2: bf00 nop
- 80177a4: 24012c90 .word 0x24012c90
- 80177a8: 24012c80 .word 0x24012c80
- 80177ac: 24012c8c .word 0x24012c8c
- 080177b0 <prvHeapInit>:
- /* This just exists to keep the linker quiet. */
- }
- /*-----------------------------------------------------------*/
- static void prvHeapInit( void )
- {
- 80177b0: b480 push {r7}
- 80177b2: b085 sub sp, #20
- 80177b4: af00 add r7, sp, #0
- BlockLink_t *pxFirstFreeBlock;
- uint8_t *pucAlignedHeap;
- size_t uxAddress;
- size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
- 80177b6: f44f 3380 mov.w r3, #65536 @ 0x10000
- 80177ba: 60bb str r3, [r7, #8]
- /* Ensure the heap starts on a correctly aligned boundary. */
- uxAddress = ( size_t ) ucHeap;
- 80177bc: 4b27 ldr r3, [pc, #156] @ (801785c <prvHeapInit+0xac>)
- 80177be: 60fb str r3, [r7, #12]
- if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
- 80177c0: 68fb ldr r3, [r7, #12]
- 80177c2: f003 0307 and.w r3, r3, #7
- 80177c6: 2b00 cmp r3, #0
- 80177c8: d00c beq.n 80177e4 <prvHeapInit+0x34>
- {
- uxAddress += ( portBYTE_ALIGNMENT - 1 );
- 80177ca: 68fb ldr r3, [r7, #12]
- 80177cc: 3307 adds r3, #7
- 80177ce: 60fb str r3, [r7, #12]
- uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
- 80177d0: 68fb ldr r3, [r7, #12]
- 80177d2: f023 0307 bic.w r3, r3, #7
- 80177d6: 60fb str r3, [r7, #12]
- xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
- 80177d8: 68ba ldr r2, [r7, #8]
- 80177da: 68fb ldr r3, [r7, #12]
- 80177dc: 1ad3 subs r3, r2, r3
- 80177de: 4a1f ldr r2, [pc, #124] @ (801785c <prvHeapInit+0xac>)
- 80177e0: 4413 add r3, r2
- 80177e2: 60bb str r3, [r7, #8]
- }
- pucAlignedHeap = ( uint8_t * ) uxAddress;
- 80177e4: 68fb ldr r3, [r7, #12]
- 80177e6: 607b str r3, [r7, #4]
- /* xStart is used to hold a pointer to the first item in the list of free
- blocks. The void cast is used to prevent compiler warnings. */
- xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
- 80177e8: 4a1d ldr r2, [pc, #116] @ (8017860 <prvHeapInit+0xb0>)
- 80177ea: 687b ldr r3, [r7, #4]
- 80177ec: 6013 str r3, [r2, #0]
- xStart.xBlockSize = ( size_t ) 0;
- 80177ee: 4b1c ldr r3, [pc, #112] @ (8017860 <prvHeapInit+0xb0>)
- 80177f0: 2200 movs r2, #0
- 80177f2: 605a str r2, [r3, #4]
- /* pxEnd is used to mark the end of the list of free blocks and is inserted
- at the end of the heap space. */
- uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
- 80177f4: 687b ldr r3, [r7, #4]
- 80177f6: 68ba ldr r2, [r7, #8]
- 80177f8: 4413 add r3, r2
- 80177fa: 60fb str r3, [r7, #12]
- uxAddress -= xHeapStructSize;
- 80177fc: 2208 movs r2, #8
- 80177fe: 68fb ldr r3, [r7, #12]
- 8017800: 1a9b subs r3, r3, r2
- 8017802: 60fb str r3, [r7, #12]
- uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
- 8017804: 68fb ldr r3, [r7, #12]
- 8017806: f023 0307 bic.w r3, r3, #7
- 801780a: 60fb str r3, [r7, #12]
- pxEnd = ( void * ) uxAddress;
- 801780c: 68fb ldr r3, [r7, #12]
- 801780e: 4a15 ldr r2, [pc, #84] @ (8017864 <prvHeapInit+0xb4>)
- 8017810: 6013 str r3, [r2, #0]
- pxEnd->xBlockSize = 0;
- 8017812: 4b14 ldr r3, [pc, #80] @ (8017864 <prvHeapInit+0xb4>)
- 8017814: 681b ldr r3, [r3, #0]
- 8017816: 2200 movs r2, #0
- 8017818: 605a str r2, [r3, #4]
- pxEnd->pxNextFreeBlock = NULL;
- 801781a: 4b12 ldr r3, [pc, #72] @ (8017864 <prvHeapInit+0xb4>)
- 801781c: 681b ldr r3, [r3, #0]
- 801781e: 2200 movs r2, #0
- 8017820: 601a str r2, [r3, #0]
- /* To start with there is a single free block that is sized to take up the
- entire heap space, minus the space taken by pxEnd. */
- pxFirstFreeBlock = ( void * ) pucAlignedHeap;
- 8017822: 687b ldr r3, [r7, #4]
- 8017824: 603b str r3, [r7, #0]
- pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
- 8017826: 683b ldr r3, [r7, #0]
- 8017828: 68fa ldr r2, [r7, #12]
- 801782a: 1ad2 subs r2, r2, r3
- 801782c: 683b ldr r3, [r7, #0]
- 801782e: 605a str r2, [r3, #4]
- pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
- 8017830: 4b0c ldr r3, [pc, #48] @ (8017864 <prvHeapInit+0xb4>)
- 8017832: 681a ldr r2, [r3, #0]
- 8017834: 683b ldr r3, [r7, #0]
- 8017836: 601a str r2, [r3, #0]
- /* Only one block exists - and it covers the entire usable heap space. */
- xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
- 8017838: 683b ldr r3, [r7, #0]
- 801783a: 685b ldr r3, [r3, #4]
- 801783c: 4a0a ldr r2, [pc, #40] @ (8017868 <prvHeapInit+0xb8>)
- 801783e: 6013 str r3, [r2, #0]
- xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
- 8017840: 683b ldr r3, [r7, #0]
- 8017842: 685b ldr r3, [r3, #4]
- 8017844: 4a09 ldr r2, [pc, #36] @ (801786c <prvHeapInit+0xbc>)
- 8017846: 6013 str r3, [r2, #0]
- /* Work out the position of the top bit in a size_t variable. */
- xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
- 8017848: 4b09 ldr r3, [pc, #36] @ (8017870 <prvHeapInit+0xc0>)
- 801784a: f04f 4200 mov.w r2, #2147483648 @ 0x80000000
- 801784e: 601a str r2, [r3, #0]
- }
- 8017850: bf00 nop
- 8017852: 3714 adds r7, #20
- 8017854: 46bd mov sp, r7
- 8017856: f85d 7b04 ldr.w r7, [sp], #4
- 801785a: 4770 bx lr
- 801785c: 24002c74 .word 0x24002c74
- 8017860: 24012c74 .word 0x24012c74
- 8017864: 24012c7c .word 0x24012c7c
- 8017868: 24012c84 .word 0x24012c84
- 801786c: 24012c80 .word 0x24012c80
- 8017870: 24012c90 .word 0x24012c90
- 08017874 <prvInsertBlockIntoFreeList>:
- /*-----------------------------------------------------------*/
- static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
- {
- 8017874: b480 push {r7}
- 8017876: b085 sub sp, #20
- 8017878: af00 add r7, sp, #0
- 801787a: 6078 str r0, [r7, #4]
- BlockLink_t *pxIterator;
- uint8_t *puc;
- /* Iterate through the list until a block is found that has a higher address
- than the block being inserted. */
- for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
- 801787c: 4b28 ldr r3, [pc, #160] @ (8017920 <prvInsertBlockIntoFreeList+0xac>)
- 801787e: 60fb str r3, [r7, #12]
- 8017880: e002 b.n 8017888 <prvInsertBlockIntoFreeList+0x14>
- 8017882: 68fb ldr r3, [r7, #12]
- 8017884: 681b ldr r3, [r3, #0]
- 8017886: 60fb str r3, [r7, #12]
- 8017888: 68fb ldr r3, [r7, #12]
- 801788a: 681b ldr r3, [r3, #0]
- 801788c: 687a ldr r2, [r7, #4]
- 801788e: 429a cmp r2, r3
- 8017890: d8f7 bhi.n 8017882 <prvInsertBlockIntoFreeList+0xe>
- /* Nothing to do here, just iterate to the right position. */
- }
- /* Do the block being inserted, and the block it is being inserted after
- make a contiguous block of memory? */
- puc = ( uint8_t * ) pxIterator;
- 8017892: 68fb ldr r3, [r7, #12]
- 8017894: 60bb str r3, [r7, #8]
- if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
- 8017896: 68fb ldr r3, [r7, #12]
- 8017898: 685b ldr r3, [r3, #4]
- 801789a: 68ba ldr r2, [r7, #8]
- 801789c: 4413 add r3, r2
- 801789e: 687a ldr r2, [r7, #4]
- 80178a0: 429a cmp r2, r3
- 80178a2: d108 bne.n 80178b6 <prvInsertBlockIntoFreeList+0x42>
- {
- pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
- 80178a4: 68fb ldr r3, [r7, #12]
- 80178a6: 685a ldr r2, [r3, #4]
- 80178a8: 687b ldr r3, [r7, #4]
- 80178aa: 685b ldr r3, [r3, #4]
- 80178ac: 441a add r2, r3
- 80178ae: 68fb ldr r3, [r7, #12]
- 80178b0: 605a str r2, [r3, #4]
- pxBlockToInsert = pxIterator;
- 80178b2: 68fb ldr r3, [r7, #12]
- 80178b4: 607b str r3, [r7, #4]
- mtCOVERAGE_TEST_MARKER();
- }
- /* Do the block being inserted, and the block it is being inserted before
- make a contiguous block of memory? */
- puc = ( uint8_t * ) pxBlockToInsert;
- 80178b6: 687b ldr r3, [r7, #4]
- 80178b8: 60bb str r3, [r7, #8]
- if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
- 80178ba: 687b ldr r3, [r7, #4]
- 80178bc: 685b ldr r3, [r3, #4]
- 80178be: 68ba ldr r2, [r7, #8]
- 80178c0: 441a add r2, r3
- 80178c2: 68fb ldr r3, [r7, #12]
- 80178c4: 681b ldr r3, [r3, #0]
- 80178c6: 429a cmp r2, r3
- 80178c8: d118 bne.n 80178fc <prvInsertBlockIntoFreeList+0x88>
- {
- if( pxIterator->pxNextFreeBlock != pxEnd )
- 80178ca: 68fb ldr r3, [r7, #12]
- 80178cc: 681a ldr r2, [r3, #0]
- 80178ce: 4b15 ldr r3, [pc, #84] @ (8017924 <prvInsertBlockIntoFreeList+0xb0>)
- 80178d0: 681b ldr r3, [r3, #0]
- 80178d2: 429a cmp r2, r3
- 80178d4: d00d beq.n 80178f2 <prvInsertBlockIntoFreeList+0x7e>
- {
- /* Form one big block from the two blocks. */
- pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
- 80178d6: 687b ldr r3, [r7, #4]
- 80178d8: 685a ldr r2, [r3, #4]
- 80178da: 68fb ldr r3, [r7, #12]
- 80178dc: 681b ldr r3, [r3, #0]
- 80178de: 685b ldr r3, [r3, #4]
- 80178e0: 441a add r2, r3
- 80178e2: 687b ldr r3, [r7, #4]
- 80178e4: 605a str r2, [r3, #4]
- pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
- 80178e6: 68fb ldr r3, [r7, #12]
- 80178e8: 681b ldr r3, [r3, #0]
- 80178ea: 681a ldr r2, [r3, #0]
- 80178ec: 687b ldr r3, [r7, #4]
- 80178ee: 601a str r2, [r3, #0]
- 80178f0: e008 b.n 8017904 <prvInsertBlockIntoFreeList+0x90>
- }
- else
- {
- pxBlockToInsert->pxNextFreeBlock = pxEnd;
- 80178f2: 4b0c ldr r3, [pc, #48] @ (8017924 <prvInsertBlockIntoFreeList+0xb0>)
- 80178f4: 681a ldr r2, [r3, #0]
- 80178f6: 687b ldr r3, [r7, #4]
- 80178f8: 601a str r2, [r3, #0]
- 80178fa: e003 b.n 8017904 <prvInsertBlockIntoFreeList+0x90>
- }
- }
- else
- {
- pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
- 80178fc: 68fb ldr r3, [r7, #12]
- 80178fe: 681a ldr r2, [r3, #0]
- 8017900: 687b ldr r3, [r7, #4]
- 8017902: 601a str r2, [r3, #0]
- /* If the block being inserted plugged a gab, so was merged with the block
- before and the block after, then it's pxNextFreeBlock pointer will have
- already been set, and should not be set here as that would make it point
- to itself. */
- if( pxIterator != pxBlockToInsert )
- 8017904: 68fa ldr r2, [r7, #12]
- 8017906: 687b ldr r3, [r7, #4]
- 8017908: 429a cmp r2, r3
- 801790a: d002 beq.n 8017912 <prvInsertBlockIntoFreeList+0x9e>
- {
- pxIterator->pxNextFreeBlock = pxBlockToInsert;
- 801790c: 68fb ldr r3, [r7, #12]
- 801790e: 687a ldr r2, [r7, #4]
- 8017910: 601a str r2, [r3, #0]
- }
- else
- {
- mtCOVERAGE_TEST_MARKER();
- }
- }
- 8017912: bf00 nop
- 8017914: 3714 adds r7, #20
- 8017916: 46bd mov sp, r7
- 8017918: f85d 7b04 ldr.w r7, [sp], #4
- 801791c: 4770 bx lr
- 801791e: bf00 nop
- 8017920: 24012c74 .word 0x24012c74
- 8017924: 24012c7c .word 0x24012c7c
- 08017928 <std>:
- 8017928: 2300 movs r3, #0
- 801792a: b510 push {r4, lr}
- 801792c: 4604 mov r4, r0
- 801792e: e9c0 3300 strd r3, r3, [r0]
- 8017932: e9c0 3304 strd r3, r3, [r0, #16]
- 8017936: 6083 str r3, [r0, #8]
- 8017938: 8181 strh r1, [r0, #12]
- 801793a: 6643 str r3, [r0, #100] @ 0x64
- 801793c: 81c2 strh r2, [r0, #14]
- 801793e: 6183 str r3, [r0, #24]
- 8017940: 4619 mov r1, r3
- 8017942: 2208 movs r2, #8
- 8017944: 305c adds r0, #92 @ 0x5c
- 8017946: f000 f906 bl 8017b56 <memset>
- 801794a: 4b0d ldr r3, [pc, #52] @ (8017980 <std+0x58>)
- 801794c: 6263 str r3, [r4, #36] @ 0x24
- 801794e: 4b0d ldr r3, [pc, #52] @ (8017984 <std+0x5c>)
- 8017950: 62a3 str r3, [r4, #40] @ 0x28
- 8017952: 4b0d ldr r3, [pc, #52] @ (8017988 <std+0x60>)
- 8017954: 62e3 str r3, [r4, #44] @ 0x2c
- 8017956: 4b0d ldr r3, [pc, #52] @ (801798c <std+0x64>)
- 8017958: 6323 str r3, [r4, #48] @ 0x30
- 801795a: 4b0d ldr r3, [pc, #52] @ (8017990 <std+0x68>)
- 801795c: 6224 str r4, [r4, #32]
- 801795e: 429c cmp r4, r3
- 8017960: d006 beq.n 8017970 <std+0x48>
- 8017962: f103 0268 add.w r2, r3, #104 @ 0x68
- 8017966: 4294 cmp r4, r2
- 8017968: d002 beq.n 8017970 <std+0x48>
- 801796a: 33d0 adds r3, #208 @ 0xd0
- 801796c: 429c cmp r4, r3
- 801796e: d105 bne.n 801797c <std+0x54>
- 8017970: f104 0058 add.w r0, r4, #88 @ 0x58
- 8017974: e8bd 4010 ldmia.w sp!, {r4, lr}
- 8017978: f000 b9bc b.w 8017cf4 <__retarget_lock_init_recursive>
- 801797c: bd10 pop {r4, pc}
- 801797e: bf00 nop
- 8017980: 08017ad1 .word 0x08017ad1
- 8017984: 08017af3 .word 0x08017af3
- 8017988: 08017b2b .word 0x08017b2b
- 801798c: 08017b4f .word 0x08017b4f
- 8017990: 24012c94 .word 0x24012c94
- 08017994 <stdio_exit_handler>:
- 8017994: 4a02 ldr r2, [pc, #8] @ (80179a0 <stdio_exit_handler+0xc>)
- 8017996: 4903 ldr r1, [pc, #12] @ (80179a4 <stdio_exit_handler+0x10>)
- 8017998: 4803 ldr r0, [pc, #12] @ (80179a8 <stdio_exit_handler+0x14>)
- 801799a: f000 b869 b.w 8017a70 <_fwalk_sglue>
- 801799e: bf00 nop
- 80179a0: 24000048 .word 0x24000048
- 80179a4: 080185b1 .word 0x080185b1
- 80179a8: 24000058 .word 0x24000058
- 080179ac <cleanup_stdio>:
- 80179ac: 6841 ldr r1, [r0, #4]
- 80179ae: 4b0c ldr r3, [pc, #48] @ (80179e0 <cleanup_stdio+0x34>)
- 80179b0: 4299 cmp r1, r3
- 80179b2: b510 push {r4, lr}
- 80179b4: 4604 mov r4, r0
- 80179b6: d001 beq.n 80179bc <cleanup_stdio+0x10>
- 80179b8: f000 fdfa bl 80185b0 <_fflush_r>
- 80179bc: 68a1 ldr r1, [r4, #8]
- 80179be: 4b09 ldr r3, [pc, #36] @ (80179e4 <cleanup_stdio+0x38>)
- 80179c0: 4299 cmp r1, r3
- 80179c2: d002 beq.n 80179ca <cleanup_stdio+0x1e>
- 80179c4: 4620 mov r0, r4
- 80179c6: f000 fdf3 bl 80185b0 <_fflush_r>
- 80179ca: 68e1 ldr r1, [r4, #12]
- 80179cc: 4b06 ldr r3, [pc, #24] @ (80179e8 <cleanup_stdio+0x3c>)
- 80179ce: 4299 cmp r1, r3
- 80179d0: d004 beq.n 80179dc <cleanup_stdio+0x30>
- 80179d2: 4620 mov r0, r4
- 80179d4: e8bd 4010 ldmia.w sp!, {r4, lr}
- 80179d8: f000 bdea b.w 80185b0 <_fflush_r>
- 80179dc: bd10 pop {r4, pc}
- 80179de: bf00 nop
- 80179e0: 24012c94 .word 0x24012c94
- 80179e4: 24012cfc .word 0x24012cfc
- 80179e8: 24012d64 .word 0x24012d64
- 080179ec <global_stdio_init.part.0>:
- 80179ec: b510 push {r4, lr}
- 80179ee: 4b0b ldr r3, [pc, #44] @ (8017a1c <global_stdio_init.part.0+0x30>)
- 80179f0: 4c0b ldr r4, [pc, #44] @ (8017a20 <global_stdio_init.part.0+0x34>)
- 80179f2: 4a0c ldr r2, [pc, #48] @ (8017a24 <global_stdio_init.part.0+0x38>)
- 80179f4: 601a str r2, [r3, #0]
- 80179f6: 4620 mov r0, r4
- 80179f8: 2200 movs r2, #0
- 80179fa: 2104 movs r1, #4
- 80179fc: f7ff ff94 bl 8017928 <std>
- 8017a00: f104 0068 add.w r0, r4, #104 @ 0x68
- 8017a04: 2201 movs r2, #1
- 8017a06: 2109 movs r1, #9
- 8017a08: f7ff ff8e bl 8017928 <std>
- 8017a0c: f104 00d0 add.w r0, r4, #208 @ 0xd0
- 8017a10: 2202 movs r2, #2
- 8017a12: e8bd 4010 ldmia.w sp!, {r4, lr}
- 8017a16: 2112 movs r1, #18
- 8017a18: f7ff bf86 b.w 8017928 <std>
- 8017a1c: 24012dcc .word 0x24012dcc
- 8017a20: 24012c94 .word 0x24012c94
- 8017a24: 08017995 .word 0x08017995
- 08017a28 <__sfp_lock_acquire>:
- 8017a28: 4801 ldr r0, [pc, #4] @ (8017a30 <__sfp_lock_acquire+0x8>)
- 8017a2a: f000 b964 b.w 8017cf6 <__retarget_lock_acquire_recursive>
- 8017a2e: bf00 nop
- 8017a30: 24012dd5 .word 0x24012dd5
- 08017a34 <__sfp_lock_release>:
- 8017a34: 4801 ldr r0, [pc, #4] @ (8017a3c <__sfp_lock_release+0x8>)
- 8017a36: f000 b95f b.w 8017cf8 <__retarget_lock_release_recursive>
- 8017a3a: bf00 nop
- 8017a3c: 24012dd5 .word 0x24012dd5
- 08017a40 <__sinit>:
- 8017a40: b510 push {r4, lr}
- 8017a42: 4604 mov r4, r0
- 8017a44: f7ff fff0 bl 8017a28 <__sfp_lock_acquire>
- 8017a48: 6a23 ldr r3, [r4, #32]
- 8017a4a: b11b cbz r3, 8017a54 <__sinit+0x14>
- 8017a4c: e8bd 4010 ldmia.w sp!, {r4, lr}
- 8017a50: f7ff bff0 b.w 8017a34 <__sfp_lock_release>
- 8017a54: 4b04 ldr r3, [pc, #16] @ (8017a68 <__sinit+0x28>)
- 8017a56: 6223 str r3, [r4, #32]
- 8017a58: 4b04 ldr r3, [pc, #16] @ (8017a6c <__sinit+0x2c>)
- 8017a5a: 681b ldr r3, [r3, #0]
- 8017a5c: 2b00 cmp r3, #0
- 8017a5e: d1f5 bne.n 8017a4c <__sinit+0xc>
- 8017a60: f7ff ffc4 bl 80179ec <global_stdio_init.part.0>
- 8017a64: e7f2 b.n 8017a4c <__sinit+0xc>
- 8017a66: bf00 nop
- 8017a68: 080179ad .word 0x080179ad
- 8017a6c: 24012dcc .word 0x24012dcc
- 08017a70 <_fwalk_sglue>:
- 8017a70: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
- 8017a74: 4607 mov r7, r0
- 8017a76: 4688 mov r8, r1
- 8017a78: 4614 mov r4, r2
- 8017a7a: 2600 movs r6, #0
- 8017a7c: e9d4 9501 ldrd r9, r5, [r4, #4]
- 8017a80: f1b9 0901 subs.w r9, r9, #1
- 8017a84: d505 bpl.n 8017a92 <_fwalk_sglue+0x22>
- 8017a86: 6824 ldr r4, [r4, #0]
- 8017a88: 2c00 cmp r4, #0
- 8017a8a: d1f7 bne.n 8017a7c <_fwalk_sglue+0xc>
- 8017a8c: 4630 mov r0, r6
- 8017a8e: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
- 8017a92: 89ab ldrh r3, [r5, #12]
- 8017a94: 2b01 cmp r3, #1
- 8017a96: d907 bls.n 8017aa8 <_fwalk_sglue+0x38>
- 8017a98: f9b5 300e ldrsh.w r3, [r5, #14]
- 8017a9c: 3301 adds r3, #1
- 8017a9e: d003 beq.n 8017aa8 <_fwalk_sglue+0x38>
- 8017aa0: 4629 mov r1, r5
- 8017aa2: 4638 mov r0, r7
- 8017aa4: 47c0 blx r8
- 8017aa6: 4306 orrs r6, r0
- 8017aa8: 3568 adds r5, #104 @ 0x68
- 8017aaa: e7e9 b.n 8017a80 <_fwalk_sglue+0x10>
- 08017aac <iprintf>:
- 8017aac: b40f push {r0, r1, r2, r3}
- 8017aae: b507 push {r0, r1, r2, lr}
- 8017ab0: 4906 ldr r1, [pc, #24] @ (8017acc <iprintf+0x20>)
- 8017ab2: ab04 add r3, sp, #16
- 8017ab4: 6808 ldr r0, [r1, #0]
- 8017ab6: f853 2b04 ldr.w r2, [r3], #4
- 8017aba: 6881 ldr r1, [r0, #8]
- 8017abc: 9301 str r3, [sp, #4]
- 8017abe: f000 fa4d bl 8017f5c <_vfiprintf_r>
- 8017ac2: b003 add sp, #12
- 8017ac4: f85d eb04 ldr.w lr, [sp], #4
- 8017ac8: b004 add sp, #16
- 8017aca: 4770 bx lr
- 8017acc: 24000054 .word 0x24000054
- 08017ad0 <__sread>:
- 8017ad0: b510 push {r4, lr}
- 8017ad2: 460c mov r4, r1
- 8017ad4: f9b1 100e ldrsh.w r1, [r1, #14]
- 8017ad8: f000 f8be bl 8017c58 <_read_r>
- 8017adc: 2800 cmp r0, #0
- 8017ade: bfab itete ge
- 8017ae0: 6d63 ldrge r3, [r4, #84] @ 0x54
- 8017ae2: 89a3 ldrhlt r3, [r4, #12]
- 8017ae4: 181b addge r3, r3, r0
- 8017ae6: f423 5380 biclt.w r3, r3, #4096 @ 0x1000
- 8017aea: bfac ite ge
- 8017aec: 6563 strge r3, [r4, #84] @ 0x54
- 8017aee: 81a3 strhlt r3, [r4, #12]
- 8017af0: bd10 pop {r4, pc}
- 08017af2 <__swrite>:
- 8017af2: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
- 8017af6: 461f mov r7, r3
- 8017af8: 898b ldrh r3, [r1, #12]
- 8017afa: 05db lsls r3, r3, #23
- 8017afc: 4605 mov r5, r0
- 8017afe: 460c mov r4, r1
- 8017b00: 4616 mov r6, r2
- 8017b02: d505 bpl.n 8017b10 <__swrite+0x1e>
- 8017b04: f9b1 100e ldrsh.w r1, [r1, #14]
- 8017b08: 2302 movs r3, #2
- 8017b0a: 2200 movs r2, #0
- 8017b0c: f000 f892 bl 8017c34 <_lseek_r>
- 8017b10: 89a3 ldrh r3, [r4, #12]
- 8017b12: f9b4 100e ldrsh.w r1, [r4, #14]
- 8017b16: f423 5380 bic.w r3, r3, #4096 @ 0x1000
- 8017b1a: 81a3 strh r3, [r4, #12]
- 8017b1c: 4632 mov r2, r6
- 8017b1e: 463b mov r3, r7
- 8017b20: 4628 mov r0, r5
- 8017b22: e8bd 41f0 ldmia.w sp!, {r4, r5, r6, r7, r8, lr}
- 8017b26: f000 b8a9 b.w 8017c7c <_write_r>
- 08017b2a <__sseek>:
- 8017b2a: b510 push {r4, lr}
- 8017b2c: 460c mov r4, r1
- 8017b2e: f9b1 100e ldrsh.w r1, [r1, #14]
- 8017b32: f000 f87f bl 8017c34 <_lseek_r>
- 8017b36: 1c43 adds r3, r0, #1
- 8017b38: 89a3 ldrh r3, [r4, #12]
- 8017b3a: bf15 itete ne
- 8017b3c: 6560 strne r0, [r4, #84] @ 0x54
- 8017b3e: f423 5380 biceq.w r3, r3, #4096 @ 0x1000
- 8017b42: f443 5380 orrne.w r3, r3, #4096 @ 0x1000
- 8017b46: 81a3 strheq r3, [r4, #12]
- 8017b48: bf18 it ne
- 8017b4a: 81a3 strhne r3, [r4, #12]
- 8017b4c: bd10 pop {r4, pc}
- 08017b4e <__sclose>:
- 8017b4e: f9b1 100e ldrsh.w r1, [r1, #14]
- 8017b52: f000 b809 b.w 8017b68 <_close_r>
- 08017b56 <memset>:
- 8017b56: 4402 add r2, r0
- 8017b58: 4603 mov r3, r0
- 8017b5a: 4293 cmp r3, r2
- 8017b5c: d100 bne.n 8017b60 <memset+0xa>
- 8017b5e: 4770 bx lr
- 8017b60: f803 1b01 strb.w r1, [r3], #1
- 8017b64: e7f9 b.n 8017b5a <memset+0x4>
- ...
- 08017b68 <_close_r>:
- 8017b68: b538 push {r3, r4, r5, lr}
- 8017b6a: 4d06 ldr r5, [pc, #24] @ (8017b84 <_close_r+0x1c>)
- 8017b6c: 2300 movs r3, #0
- 8017b6e: 4604 mov r4, r0
- 8017b70: 4608 mov r0, r1
- 8017b72: 602b str r3, [r5, #0]
- 8017b74: f7ec fa4b bl 800400e <_close>
- 8017b78: 1c43 adds r3, r0, #1
- 8017b7a: d102 bne.n 8017b82 <_close_r+0x1a>
- 8017b7c: 682b ldr r3, [r5, #0]
- 8017b7e: b103 cbz r3, 8017b82 <_close_r+0x1a>
- 8017b80: 6023 str r3, [r4, #0]
- 8017b82: bd38 pop {r3, r4, r5, pc}
- 8017b84: 24012dd0 .word 0x24012dd0
- 08017b88 <_reclaim_reent>:
- 8017b88: 4b29 ldr r3, [pc, #164] @ (8017c30 <_reclaim_reent+0xa8>)
- 8017b8a: 681b ldr r3, [r3, #0]
- 8017b8c: 4283 cmp r3, r0
- 8017b8e: b570 push {r4, r5, r6, lr}
- 8017b90: 4604 mov r4, r0
- 8017b92: d04b beq.n 8017c2c <_reclaim_reent+0xa4>
- 8017b94: 69c3 ldr r3, [r0, #28]
- 8017b96: b1ab cbz r3, 8017bc4 <_reclaim_reent+0x3c>
- 8017b98: 68db ldr r3, [r3, #12]
- 8017b9a: b16b cbz r3, 8017bb8 <_reclaim_reent+0x30>
- 8017b9c: 2500 movs r5, #0
- 8017b9e: 69e3 ldr r3, [r4, #28]
- 8017ba0: 68db ldr r3, [r3, #12]
- 8017ba2: 5959 ldr r1, [r3, r5]
- 8017ba4: 2900 cmp r1, #0
- 8017ba6: d13b bne.n 8017c20 <_reclaim_reent+0x98>
- 8017ba8: 3504 adds r5, #4
- 8017baa: 2d80 cmp r5, #128 @ 0x80
- 8017bac: d1f7 bne.n 8017b9e <_reclaim_reent+0x16>
- 8017bae: 69e3 ldr r3, [r4, #28]
- 8017bb0: 4620 mov r0, r4
- 8017bb2: 68d9 ldr r1, [r3, #12]
- 8017bb4: f000 f8b0 bl 8017d18 <_free_r>
- 8017bb8: 69e3 ldr r3, [r4, #28]
- 8017bba: 6819 ldr r1, [r3, #0]
- 8017bbc: b111 cbz r1, 8017bc4 <_reclaim_reent+0x3c>
- 8017bbe: 4620 mov r0, r4
- 8017bc0: f000 f8aa bl 8017d18 <_free_r>
- 8017bc4: 6961 ldr r1, [r4, #20]
- 8017bc6: b111 cbz r1, 8017bce <_reclaim_reent+0x46>
- 8017bc8: 4620 mov r0, r4
- 8017bca: f000 f8a5 bl 8017d18 <_free_r>
- 8017bce: 69e1 ldr r1, [r4, #28]
- 8017bd0: b111 cbz r1, 8017bd8 <_reclaim_reent+0x50>
- 8017bd2: 4620 mov r0, r4
- 8017bd4: f000 f8a0 bl 8017d18 <_free_r>
- 8017bd8: 6b21 ldr r1, [r4, #48] @ 0x30
- 8017bda: b111 cbz r1, 8017be2 <_reclaim_reent+0x5a>
- 8017bdc: 4620 mov r0, r4
- 8017bde: f000 f89b bl 8017d18 <_free_r>
- 8017be2: 6b61 ldr r1, [r4, #52] @ 0x34
- 8017be4: b111 cbz r1, 8017bec <_reclaim_reent+0x64>
- 8017be6: 4620 mov r0, r4
- 8017be8: f000 f896 bl 8017d18 <_free_r>
- 8017bec: 6ba1 ldr r1, [r4, #56] @ 0x38
- 8017bee: b111 cbz r1, 8017bf6 <_reclaim_reent+0x6e>
- 8017bf0: 4620 mov r0, r4
- 8017bf2: f000 f891 bl 8017d18 <_free_r>
- 8017bf6: 6ca1 ldr r1, [r4, #72] @ 0x48
- 8017bf8: b111 cbz r1, 8017c00 <_reclaim_reent+0x78>
- 8017bfa: 4620 mov r0, r4
- 8017bfc: f000 f88c bl 8017d18 <_free_r>
- 8017c00: 6c61 ldr r1, [r4, #68] @ 0x44
- 8017c02: b111 cbz r1, 8017c0a <_reclaim_reent+0x82>
- 8017c04: 4620 mov r0, r4
- 8017c06: f000 f887 bl 8017d18 <_free_r>
- 8017c0a: 6ae1 ldr r1, [r4, #44] @ 0x2c
- 8017c0c: b111 cbz r1, 8017c14 <_reclaim_reent+0x8c>
- 8017c0e: 4620 mov r0, r4
- 8017c10: f000 f882 bl 8017d18 <_free_r>
- 8017c14: 6a23 ldr r3, [r4, #32]
- 8017c16: b14b cbz r3, 8017c2c <_reclaim_reent+0xa4>
- 8017c18: 4620 mov r0, r4
- 8017c1a: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
- 8017c1e: 4718 bx r3
- 8017c20: 680e ldr r6, [r1, #0]
- 8017c22: 4620 mov r0, r4
- 8017c24: f000 f878 bl 8017d18 <_free_r>
- 8017c28: 4631 mov r1, r6
- 8017c2a: e7bb b.n 8017ba4 <_reclaim_reent+0x1c>
- 8017c2c: bd70 pop {r4, r5, r6, pc}
- 8017c2e: bf00 nop
- 8017c30: 24000054 .word 0x24000054
- 08017c34 <_lseek_r>:
- 8017c34: b538 push {r3, r4, r5, lr}
- 8017c36: 4d07 ldr r5, [pc, #28] @ (8017c54 <_lseek_r+0x20>)
- 8017c38: 4604 mov r4, r0
- 8017c3a: 4608 mov r0, r1
- 8017c3c: 4611 mov r1, r2
- 8017c3e: 2200 movs r2, #0
- 8017c40: 602a str r2, [r5, #0]
- 8017c42: 461a mov r2, r3
- 8017c44: f7ec fa0a bl 800405c <_lseek>
- 8017c48: 1c43 adds r3, r0, #1
- 8017c4a: d102 bne.n 8017c52 <_lseek_r+0x1e>
- 8017c4c: 682b ldr r3, [r5, #0]
- 8017c4e: b103 cbz r3, 8017c52 <_lseek_r+0x1e>
- 8017c50: 6023 str r3, [r4, #0]
- 8017c52: bd38 pop {r3, r4, r5, pc}
- 8017c54: 24012dd0 .word 0x24012dd0
- 08017c58 <_read_r>:
- 8017c58: b538 push {r3, r4, r5, lr}
- 8017c5a: 4d07 ldr r5, [pc, #28] @ (8017c78 <_read_r+0x20>)
- 8017c5c: 4604 mov r4, r0
- 8017c5e: 4608 mov r0, r1
- 8017c60: 4611 mov r1, r2
- 8017c62: 2200 movs r2, #0
- 8017c64: 602a str r2, [r5, #0]
- 8017c66: 461a mov r2, r3
- 8017c68: f7ec f998 bl 8003f9c <_read>
- 8017c6c: 1c43 adds r3, r0, #1
- 8017c6e: d102 bne.n 8017c76 <_read_r+0x1e>
- 8017c70: 682b ldr r3, [r5, #0]
- 8017c72: b103 cbz r3, 8017c76 <_read_r+0x1e>
- 8017c74: 6023 str r3, [r4, #0]
- 8017c76: bd38 pop {r3, r4, r5, pc}
- 8017c78: 24012dd0 .word 0x24012dd0
- 08017c7c <_write_r>:
- 8017c7c: b538 push {r3, r4, r5, lr}
- 8017c7e: 4d07 ldr r5, [pc, #28] @ (8017c9c <_write_r+0x20>)
- 8017c80: 4604 mov r4, r0
- 8017c82: 4608 mov r0, r1
- 8017c84: 4611 mov r1, r2
- 8017c86: 2200 movs r2, #0
- 8017c88: 602a str r2, [r5, #0]
- 8017c8a: 461a mov r2, r3
- 8017c8c: f7ec f9a3 bl 8003fd6 <_write>
- 8017c90: 1c43 adds r3, r0, #1
- 8017c92: d102 bne.n 8017c9a <_write_r+0x1e>
- 8017c94: 682b ldr r3, [r5, #0]
- 8017c96: b103 cbz r3, 8017c9a <_write_r+0x1e>
- 8017c98: 6023 str r3, [r4, #0]
- 8017c9a: bd38 pop {r3, r4, r5, pc}
- 8017c9c: 24012dd0 .word 0x24012dd0
- 08017ca0 <__errno>:
- 8017ca0: 4b01 ldr r3, [pc, #4] @ (8017ca8 <__errno+0x8>)
- 8017ca2: 6818 ldr r0, [r3, #0]
- 8017ca4: 4770 bx lr
- 8017ca6: bf00 nop
- 8017ca8: 24000054 .word 0x24000054
- 08017cac <__libc_init_array>:
- 8017cac: b570 push {r4, r5, r6, lr}
- 8017cae: 4d0d ldr r5, [pc, #52] @ (8017ce4 <__libc_init_array+0x38>)
- 8017cb0: 4c0d ldr r4, [pc, #52] @ (8017ce8 <__libc_init_array+0x3c>)
- 8017cb2: 1b64 subs r4, r4, r5
- 8017cb4: 10a4 asrs r4, r4, #2
- 8017cb6: 2600 movs r6, #0
- 8017cb8: 42a6 cmp r6, r4
- 8017cba: d109 bne.n 8017cd0 <__libc_init_array+0x24>
- 8017cbc: 4d0b ldr r5, [pc, #44] @ (8017cec <__libc_init_array+0x40>)
- 8017cbe: 4c0c ldr r4, [pc, #48] @ (8017cf0 <__libc_init_array+0x44>)
- 8017cc0: f000 fdc6 bl 8018850 <_init>
- 8017cc4: 1b64 subs r4, r4, r5
- 8017cc6: 10a4 asrs r4, r4, #2
- 8017cc8: 2600 movs r6, #0
- 8017cca: 42a6 cmp r6, r4
- 8017ccc: d105 bne.n 8017cda <__libc_init_array+0x2e>
- 8017cce: bd70 pop {r4, r5, r6, pc}
- 8017cd0: f855 3b04 ldr.w r3, [r5], #4
- 8017cd4: 4798 blx r3
- 8017cd6: 3601 adds r6, #1
- 8017cd8: e7ee b.n 8017cb8 <__libc_init_array+0xc>
- 8017cda: f855 3b04 ldr.w r3, [r5], #4
- 8017cde: 4798 blx r3
- 8017ce0: 3601 adds r6, #1
- 8017ce2: e7f2 b.n 8017cca <__libc_init_array+0x1e>
- 8017ce4: 08018a44 .word 0x08018a44
- 8017ce8: 08018a44 .word 0x08018a44
- 8017cec: 08018a44 .word 0x08018a44
- 8017cf0: 08018a48 .word 0x08018a48
- 08017cf4 <__retarget_lock_init_recursive>:
- 8017cf4: 4770 bx lr
- 08017cf6 <__retarget_lock_acquire_recursive>:
- 8017cf6: 4770 bx lr
- 08017cf8 <__retarget_lock_release_recursive>:
- 8017cf8: 4770 bx lr
- 08017cfa <memcpy>:
- 8017cfa: 440a add r2, r1
- 8017cfc: 4291 cmp r1, r2
- 8017cfe: f100 33ff add.w r3, r0, #4294967295 @ 0xffffffff
- 8017d02: d100 bne.n 8017d06 <memcpy+0xc>
- 8017d04: 4770 bx lr
- 8017d06: b510 push {r4, lr}
- 8017d08: f811 4b01 ldrb.w r4, [r1], #1
- 8017d0c: f803 4f01 strb.w r4, [r3, #1]!
- 8017d10: 4291 cmp r1, r2
- 8017d12: d1f9 bne.n 8017d08 <memcpy+0xe>
- 8017d14: bd10 pop {r4, pc}
- ...
- 08017d18 <_free_r>:
- 8017d18: b538 push {r3, r4, r5, lr}
- 8017d1a: 4605 mov r5, r0
- 8017d1c: 2900 cmp r1, #0
- 8017d1e: d041 beq.n 8017da4 <_free_r+0x8c>
- 8017d20: f851 3c04 ldr.w r3, [r1, #-4]
- 8017d24: 1f0c subs r4, r1, #4
- 8017d26: 2b00 cmp r3, #0
- 8017d28: bfb8 it lt
- 8017d2a: 18e4 addlt r4, r4, r3
- 8017d2c: f000 f8e0 bl 8017ef0 <__malloc_lock>
- 8017d30: 4a1d ldr r2, [pc, #116] @ (8017da8 <_free_r+0x90>)
- 8017d32: 6813 ldr r3, [r2, #0]
- 8017d34: b933 cbnz r3, 8017d44 <_free_r+0x2c>
- 8017d36: 6063 str r3, [r4, #4]
- 8017d38: 6014 str r4, [r2, #0]
- 8017d3a: 4628 mov r0, r5
- 8017d3c: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
- 8017d40: f000 b8dc b.w 8017efc <__malloc_unlock>
- 8017d44: 42a3 cmp r3, r4
- 8017d46: d908 bls.n 8017d5a <_free_r+0x42>
- 8017d48: 6820 ldr r0, [r4, #0]
- 8017d4a: 1821 adds r1, r4, r0
- 8017d4c: 428b cmp r3, r1
- 8017d4e: bf01 itttt eq
- 8017d50: 6819 ldreq r1, [r3, #0]
- 8017d52: 685b ldreq r3, [r3, #4]
- 8017d54: 1809 addeq r1, r1, r0
- 8017d56: 6021 streq r1, [r4, #0]
- 8017d58: e7ed b.n 8017d36 <_free_r+0x1e>
- 8017d5a: 461a mov r2, r3
- 8017d5c: 685b ldr r3, [r3, #4]
- 8017d5e: b10b cbz r3, 8017d64 <_free_r+0x4c>
- 8017d60: 42a3 cmp r3, r4
- 8017d62: d9fa bls.n 8017d5a <_free_r+0x42>
- 8017d64: 6811 ldr r1, [r2, #0]
- 8017d66: 1850 adds r0, r2, r1
- 8017d68: 42a0 cmp r0, r4
- 8017d6a: d10b bne.n 8017d84 <_free_r+0x6c>
- 8017d6c: 6820 ldr r0, [r4, #0]
- 8017d6e: 4401 add r1, r0
- 8017d70: 1850 adds r0, r2, r1
- 8017d72: 4283 cmp r3, r0
- 8017d74: 6011 str r1, [r2, #0]
- 8017d76: d1e0 bne.n 8017d3a <_free_r+0x22>
- 8017d78: 6818 ldr r0, [r3, #0]
- 8017d7a: 685b ldr r3, [r3, #4]
- 8017d7c: 6053 str r3, [r2, #4]
- 8017d7e: 4408 add r0, r1
- 8017d80: 6010 str r0, [r2, #0]
- 8017d82: e7da b.n 8017d3a <_free_r+0x22>
- 8017d84: d902 bls.n 8017d8c <_free_r+0x74>
- 8017d86: 230c movs r3, #12
- 8017d88: 602b str r3, [r5, #0]
- 8017d8a: e7d6 b.n 8017d3a <_free_r+0x22>
- 8017d8c: 6820 ldr r0, [r4, #0]
- 8017d8e: 1821 adds r1, r4, r0
- 8017d90: 428b cmp r3, r1
- 8017d92: bf04 itt eq
- 8017d94: 6819 ldreq r1, [r3, #0]
- 8017d96: 685b ldreq r3, [r3, #4]
- 8017d98: 6063 str r3, [r4, #4]
- 8017d9a: bf04 itt eq
- 8017d9c: 1809 addeq r1, r1, r0
- 8017d9e: 6021 streq r1, [r4, #0]
- 8017da0: 6054 str r4, [r2, #4]
- 8017da2: e7ca b.n 8017d3a <_free_r+0x22>
- 8017da4: bd38 pop {r3, r4, r5, pc}
- 8017da6: bf00 nop
- 8017da8: 24012ddc .word 0x24012ddc
- 08017dac <sbrk_aligned>:
- 8017dac: b570 push {r4, r5, r6, lr}
- 8017dae: 4e0f ldr r6, [pc, #60] @ (8017dec <sbrk_aligned+0x40>)
- 8017db0: 460c mov r4, r1
- 8017db2: 6831 ldr r1, [r6, #0]
- 8017db4: 4605 mov r5, r0
- 8017db6: b911 cbnz r1, 8017dbe <sbrk_aligned+0x12>
- 8017db8: f000 fcb6 bl 8018728 <_sbrk_r>
- 8017dbc: 6030 str r0, [r6, #0]
- 8017dbe: 4621 mov r1, r4
- 8017dc0: 4628 mov r0, r5
- 8017dc2: f000 fcb1 bl 8018728 <_sbrk_r>
- 8017dc6: 1c43 adds r3, r0, #1
- 8017dc8: d103 bne.n 8017dd2 <sbrk_aligned+0x26>
- 8017dca: f04f 34ff mov.w r4, #4294967295 @ 0xffffffff
- 8017dce: 4620 mov r0, r4
- 8017dd0: bd70 pop {r4, r5, r6, pc}
- 8017dd2: 1cc4 adds r4, r0, #3
- 8017dd4: f024 0403 bic.w r4, r4, #3
- 8017dd8: 42a0 cmp r0, r4
- 8017dda: d0f8 beq.n 8017dce <sbrk_aligned+0x22>
- 8017ddc: 1a21 subs r1, r4, r0
- 8017dde: 4628 mov r0, r5
- 8017de0: f000 fca2 bl 8018728 <_sbrk_r>
- 8017de4: 3001 adds r0, #1
- 8017de6: d1f2 bne.n 8017dce <sbrk_aligned+0x22>
- 8017de8: e7ef b.n 8017dca <sbrk_aligned+0x1e>
- 8017dea: bf00 nop
- 8017dec: 24012dd8 .word 0x24012dd8
- 08017df0 <_malloc_r>:
- 8017df0: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
- 8017df4: 1ccd adds r5, r1, #3
- 8017df6: f025 0503 bic.w r5, r5, #3
- 8017dfa: 3508 adds r5, #8
- 8017dfc: 2d0c cmp r5, #12
- 8017dfe: bf38 it cc
- 8017e00: 250c movcc r5, #12
- 8017e02: 2d00 cmp r5, #0
- 8017e04: 4606 mov r6, r0
- 8017e06: db01 blt.n 8017e0c <_malloc_r+0x1c>
- 8017e08: 42a9 cmp r1, r5
- 8017e0a: d904 bls.n 8017e16 <_malloc_r+0x26>
- 8017e0c: 230c movs r3, #12
- 8017e0e: 6033 str r3, [r6, #0]
- 8017e10: 2000 movs r0, #0
- 8017e12: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
- 8017e16: f8df 80d4 ldr.w r8, [pc, #212] @ 8017eec <_malloc_r+0xfc>
- 8017e1a: f000 f869 bl 8017ef0 <__malloc_lock>
- 8017e1e: f8d8 3000 ldr.w r3, [r8]
- 8017e22: 461c mov r4, r3
- 8017e24: bb44 cbnz r4, 8017e78 <_malloc_r+0x88>
- 8017e26: 4629 mov r1, r5
- 8017e28: 4630 mov r0, r6
- 8017e2a: f7ff ffbf bl 8017dac <sbrk_aligned>
- 8017e2e: 1c43 adds r3, r0, #1
- 8017e30: 4604 mov r4, r0
- 8017e32: d158 bne.n 8017ee6 <_malloc_r+0xf6>
- 8017e34: f8d8 4000 ldr.w r4, [r8]
- 8017e38: 4627 mov r7, r4
- 8017e3a: 2f00 cmp r7, #0
- 8017e3c: d143 bne.n 8017ec6 <_malloc_r+0xd6>
- 8017e3e: 2c00 cmp r4, #0
- 8017e40: d04b beq.n 8017eda <_malloc_r+0xea>
- 8017e42: 6823 ldr r3, [r4, #0]
- 8017e44: 4639 mov r1, r7
- 8017e46: 4630 mov r0, r6
- 8017e48: eb04 0903 add.w r9, r4, r3
- 8017e4c: f000 fc6c bl 8018728 <_sbrk_r>
- 8017e50: 4581 cmp r9, r0
- 8017e52: d142 bne.n 8017eda <_malloc_r+0xea>
- 8017e54: 6821 ldr r1, [r4, #0]
- 8017e56: 1a6d subs r5, r5, r1
- 8017e58: 4629 mov r1, r5
- 8017e5a: 4630 mov r0, r6
- 8017e5c: f7ff ffa6 bl 8017dac <sbrk_aligned>
- 8017e60: 3001 adds r0, #1
- 8017e62: d03a beq.n 8017eda <_malloc_r+0xea>
- 8017e64: 6823 ldr r3, [r4, #0]
- 8017e66: 442b add r3, r5
- 8017e68: 6023 str r3, [r4, #0]
- 8017e6a: f8d8 3000 ldr.w r3, [r8]
- 8017e6e: 685a ldr r2, [r3, #4]
- 8017e70: bb62 cbnz r2, 8017ecc <_malloc_r+0xdc>
- 8017e72: f8c8 7000 str.w r7, [r8]
- 8017e76: e00f b.n 8017e98 <_malloc_r+0xa8>
- 8017e78: 6822 ldr r2, [r4, #0]
- 8017e7a: 1b52 subs r2, r2, r5
- 8017e7c: d420 bmi.n 8017ec0 <_malloc_r+0xd0>
- 8017e7e: 2a0b cmp r2, #11
- 8017e80: d917 bls.n 8017eb2 <_malloc_r+0xc2>
- 8017e82: 1961 adds r1, r4, r5
- 8017e84: 42a3 cmp r3, r4
- 8017e86: 6025 str r5, [r4, #0]
- 8017e88: bf18 it ne
- 8017e8a: 6059 strne r1, [r3, #4]
- 8017e8c: 6863 ldr r3, [r4, #4]
- 8017e8e: bf08 it eq
- 8017e90: f8c8 1000 streq.w r1, [r8]
- 8017e94: 5162 str r2, [r4, r5]
- 8017e96: 604b str r3, [r1, #4]
- 8017e98: 4630 mov r0, r6
- 8017e9a: f000 f82f bl 8017efc <__malloc_unlock>
- 8017e9e: f104 000b add.w r0, r4, #11
- 8017ea2: 1d23 adds r3, r4, #4
- 8017ea4: f020 0007 bic.w r0, r0, #7
- 8017ea8: 1ac2 subs r2, r0, r3
- 8017eaa: bf1c itt ne
- 8017eac: 1a1b subne r3, r3, r0
- 8017eae: 50a3 strne r3, [r4, r2]
- 8017eb0: e7af b.n 8017e12 <_malloc_r+0x22>
- 8017eb2: 6862 ldr r2, [r4, #4]
- 8017eb4: 42a3 cmp r3, r4
- 8017eb6: bf0c ite eq
- 8017eb8: f8c8 2000 streq.w r2, [r8]
- 8017ebc: 605a strne r2, [r3, #4]
- 8017ebe: e7eb b.n 8017e98 <_malloc_r+0xa8>
- 8017ec0: 4623 mov r3, r4
- 8017ec2: 6864 ldr r4, [r4, #4]
- 8017ec4: e7ae b.n 8017e24 <_malloc_r+0x34>
- 8017ec6: 463c mov r4, r7
- 8017ec8: 687f ldr r7, [r7, #4]
- 8017eca: e7b6 b.n 8017e3a <_malloc_r+0x4a>
- 8017ecc: 461a mov r2, r3
- 8017ece: 685b ldr r3, [r3, #4]
- 8017ed0: 42a3 cmp r3, r4
- 8017ed2: d1fb bne.n 8017ecc <_malloc_r+0xdc>
- 8017ed4: 2300 movs r3, #0
- 8017ed6: 6053 str r3, [r2, #4]
- 8017ed8: e7de b.n 8017e98 <_malloc_r+0xa8>
- 8017eda: 230c movs r3, #12
- 8017edc: 6033 str r3, [r6, #0]
- 8017ede: 4630 mov r0, r6
- 8017ee0: f000 f80c bl 8017efc <__malloc_unlock>
- 8017ee4: e794 b.n 8017e10 <_malloc_r+0x20>
- 8017ee6: 6005 str r5, [r0, #0]
- 8017ee8: e7d6 b.n 8017e98 <_malloc_r+0xa8>
- 8017eea: bf00 nop
- 8017eec: 24012ddc .word 0x24012ddc
- 08017ef0 <__malloc_lock>:
- 8017ef0: 4801 ldr r0, [pc, #4] @ (8017ef8 <__malloc_lock+0x8>)
- 8017ef2: f7ff bf00 b.w 8017cf6 <__retarget_lock_acquire_recursive>
- 8017ef6: bf00 nop
- 8017ef8: 24012dd4 .word 0x24012dd4
- 08017efc <__malloc_unlock>:
- 8017efc: 4801 ldr r0, [pc, #4] @ (8017f04 <__malloc_unlock+0x8>)
- 8017efe: f7ff befb b.w 8017cf8 <__retarget_lock_release_recursive>
- 8017f02: bf00 nop
- 8017f04: 24012dd4 .word 0x24012dd4
- 08017f08 <__sfputc_r>:
- 8017f08: 6893 ldr r3, [r2, #8]
- 8017f0a: 3b01 subs r3, #1
- 8017f0c: 2b00 cmp r3, #0
- 8017f0e: b410 push {r4}
- 8017f10: 6093 str r3, [r2, #8]
- 8017f12: da08 bge.n 8017f26 <__sfputc_r+0x1e>
- 8017f14: 6994 ldr r4, [r2, #24]
- 8017f16: 42a3 cmp r3, r4
- 8017f18: db01 blt.n 8017f1e <__sfputc_r+0x16>
- 8017f1a: 290a cmp r1, #10
- 8017f1c: d103 bne.n 8017f26 <__sfputc_r+0x1e>
- 8017f1e: f85d 4b04 ldr.w r4, [sp], #4
- 8017f22: f000 bb6d b.w 8018600 <__swbuf_r>
- 8017f26: 6813 ldr r3, [r2, #0]
- 8017f28: 1c58 adds r0, r3, #1
- 8017f2a: 6010 str r0, [r2, #0]
- 8017f2c: 7019 strb r1, [r3, #0]
- 8017f2e: 4608 mov r0, r1
- 8017f30: f85d 4b04 ldr.w r4, [sp], #4
- 8017f34: 4770 bx lr
- 08017f36 <__sfputs_r>:
- 8017f36: b5f8 push {r3, r4, r5, r6, r7, lr}
- 8017f38: 4606 mov r6, r0
- 8017f3a: 460f mov r7, r1
- 8017f3c: 4614 mov r4, r2
- 8017f3e: 18d5 adds r5, r2, r3
- 8017f40: 42ac cmp r4, r5
- 8017f42: d101 bne.n 8017f48 <__sfputs_r+0x12>
- 8017f44: 2000 movs r0, #0
- 8017f46: e007 b.n 8017f58 <__sfputs_r+0x22>
- 8017f48: f814 1b01 ldrb.w r1, [r4], #1
- 8017f4c: 463a mov r2, r7
- 8017f4e: 4630 mov r0, r6
- 8017f50: f7ff ffda bl 8017f08 <__sfputc_r>
- 8017f54: 1c43 adds r3, r0, #1
- 8017f56: d1f3 bne.n 8017f40 <__sfputs_r+0xa>
- 8017f58: bdf8 pop {r3, r4, r5, r6, r7, pc}
- ...
- 08017f5c <_vfiprintf_r>:
- 8017f5c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
- 8017f60: 460d mov r5, r1
- 8017f62: b09d sub sp, #116 @ 0x74
- 8017f64: 4614 mov r4, r2
- 8017f66: 4698 mov r8, r3
- 8017f68: 4606 mov r6, r0
- 8017f6a: b118 cbz r0, 8017f74 <_vfiprintf_r+0x18>
- 8017f6c: 6a03 ldr r3, [r0, #32]
- 8017f6e: b90b cbnz r3, 8017f74 <_vfiprintf_r+0x18>
- 8017f70: f7ff fd66 bl 8017a40 <__sinit>
- 8017f74: 6e6b ldr r3, [r5, #100] @ 0x64
- 8017f76: 07d9 lsls r1, r3, #31
- 8017f78: d405 bmi.n 8017f86 <_vfiprintf_r+0x2a>
- 8017f7a: 89ab ldrh r3, [r5, #12]
- 8017f7c: 059a lsls r2, r3, #22
- 8017f7e: d402 bmi.n 8017f86 <_vfiprintf_r+0x2a>
- 8017f80: 6da8 ldr r0, [r5, #88] @ 0x58
- 8017f82: f7ff feb8 bl 8017cf6 <__retarget_lock_acquire_recursive>
- 8017f86: 89ab ldrh r3, [r5, #12]
- 8017f88: 071b lsls r3, r3, #28
- 8017f8a: d501 bpl.n 8017f90 <_vfiprintf_r+0x34>
- 8017f8c: 692b ldr r3, [r5, #16]
- 8017f8e: b99b cbnz r3, 8017fb8 <_vfiprintf_r+0x5c>
- 8017f90: 4629 mov r1, r5
- 8017f92: 4630 mov r0, r6
- 8017f94: f000 fb72 bl 801867c <__swsetup_r>
- 8017f98: b170 cbz r0, 8017fb8 <_vfiprintf_r+0x5c>
- 8017f9a: 6e6b ldr r3, [r5, #100] @ 0x64
- 8017f9c: 07dc lsls r4, r3, #31
- 8017f9e: d504 bpl.n 8017faa <_vfiprintf_r+0x4e>
- 8017fa0: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
- 8017fa4: b01d add sp, #116 @ 0x74
- 8017fa6: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
- 8017faa: 89ab ldrh r3, [r5, #12]
- 8017fac: 0598 lsls r0, r3, #22
- 8017fae: d4f7 bmi.n 8017fa0 <_vfiprintf_r+0x44>
- 8017fb0: 6da8 ldr r0, [r5, #88] @ 0x58
- 8017fb2: f7ff fea1 bl 8017cf8 <__retarget_lock_release_recursive>
- 8017fb6: e7f3 b.n 8017fa0 <_vfiprintf_r+0x44>
- 8017fb8: 2300 movs r3, #0
- 8017fba: 9309 str r3, [sp, #36] @ 0x24
- 8017fbc: 2320 movs r3, #32
- 8017fbe: f88d 3029 strb.w r3, [sp, #41] @ 0x29
- 8017fc2: f8cd 800c str.w r8, [sp, #12]
- 8017fc6: 2330 movs r3, #48 @ 0x30
- 8017fc8: f8df 81ac ldr.w r8, [pc, #428] @ 8018178 <_vfiprintf_r+0x21c>
- 8017fcc: f88d 302a strb.w r3, [sp, #42] @ 0x2a
- 8017fd0: f04f 0901 mov.w r9, #1
- 8017fd4: 4623 mov r3, r4
- 8017fd6: 469a mov sl, r3
- 8017fd8: f813 2b01 ldrb.w r2, [r3], #1
- 8017fdc: b10a cbz r2, 8017fe2 <_vfiprintf_r+0x86>
- 8017fde: 2a25 cmp r2, #37 @ 0x25
- 8017fe0: d1f9 bne.n 8017fd6 <_vfiprintf_r+0x7a>
- 8017fe2: ebba 0b04 subs.w fp, sl, r4
- 8017fe6: d00b beq.n 8018000 <_vfiprintf_r+0xa4>
- 8017fe8: 465b mov r3, fp
- 8017fea: 4622 mov r2, r4
- 8017fec: 4629 mov r1, r5
- 8017fee: 4630 mov r0, r6
- 8017ff0: f7ff ffa1 bl 8017f36 <__sfputs_r>
- 8017ff4: 3001 adds r0, #1
- 8017ff6: f000 80a7 beq.w 8018148 <_vfiprintf_r+0x1ec>
- 8017ffa: 9a09 ldr r2, [sp, #36] @ 0x24
- 8017ffc: 445a add r2, fp
- 8017ffe: 9209 str r2, [sp, #36] @ 0x24
- 8018000: f89a 3000 ldrb.w r3, [sl]
- 8018004: 2b00 cmp r3, #0
- 8018006: f000 809f beq.w 8018148 <_vfiprintf_r+0x1ec>
- 801800a: 2300 movs r3, #0
- 801800c: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
- 8018010: e9cd 2305 strd r2, r3, [sp, #20]
- 8018014: f10a 0a01 add.w sl, sl, #1
- 8018018: 9304 str r3, [sp, #16]
- 801801a: 9307 str r3, [sp, #28]
- 801801c: f88d 3053 strb.w r3, [sp, #83] @ 0x53
- 8018020: 931a str r3, [sp, #104] @ 0x68
- 8018022: 4654 mov r4, sl
- 8018024: 2205 movs r2, #5
- 8018026: f814 1b01 ldrb.w r1, [r4], #1
- 801802a: 4853 ldr r0, [pc, #332] @ (8018178 <_vfiprintf_r+0x21c>)
- 801802c: f7e8 f958 bl 80002e0 <memchr>
- 8018030: 9a04 ldr r2, [sp, #16]
- 8018032: b9d8 cbnz r0, 801806c <_vfiprintf_r+0x110>
- 8018034: 06d1 lsls r1, r2, #27
- 8018036: bf44 itt mi
- 8018038: 2320 movmi r3, #32
- 801803a: f88d 3053 strbmi.w r3, [sp, #83] @ 0x53
- 801803e: 0713 lsls r3, r2, #28
- 8018040: bf44 itt mi
- 8018042: 232b movmi r3, #43 @ 0x2b
- 8018044: f88d 3053 strbmi.w r3, [sp, #83] @ 0x53
- 8018048: f89a 3000 ldrb.w r3, [sl]
- 801804c: 2b2a cmp r3, #42 @ 0x2a
- 801804e: d015 beq.n 801807c <_vfiprintf_r+0x120>
- 8018050: 9a07 ldr r2, [sp, #28]
- 8018052: 4654 mov r4, sl
- 8018054: 2000 movs r0, #0
- 8018056: f04f 0c0a mov.w ip, #10
- 801805a: 4621 mov r1, r4
- 801805c: f811 3b01 ldrb.w r3, [r1], #1
- 8018060: 3b30 subs r3, #48 @ 0x30
- 8018062: 2b09 cmp r3, #9
- 8018064: d94b bls.n 80180fe <_vfiprintf_r+0x1a2>
- 8018066: b1b0 cbz r0, 8018096 <_vfiprintf_r+0x13a>
- 8018068: 9207 str r2, [sp, #28]
- 801806a: e014 b.n 8018096 <_vfiprintf_r+0x13a>
- 801806c: eba0 0308 sub.w r3, r0, r8
- 8018070: fa09 f303 lsl.w r3, r9, r3
- 8018074: 4313 orrs r3, r2
- 8018076: 9304 str r3, [sp, #16]
- 8018078: 46a2 mov sl, r4
- 801807a: e7d2 b.n 8018022 <_vfiprintf_r+0xc6>
- 801807c: 9b03 ldr r3, [sp, #12]
- 801807e: 1d19 adds r1, r3, #4
- 8018080: 681b ldr r3, [r3, #0]
- 8018082: 9103 str r1, [sp, #12]
- 8018084: 2b00 cmp r3, #0
- 8018086: bfbb ittet lt
- 8018088: 425b neglt r3, r3
- 801808a: f042 0202 orrlt.w r2, r2, #2
- 801808e: 9307 strge r3, [sp, #28]
- 8018090: 9307 strlt r3, [sp, #28]
- 8018092: bfb8 it lt
- 8018094: 9204 strlt r2, [sp, #16]
- 8018096: 7823 ldrb r3, [r4, #0]
- 8018098: 2b2e cmp r3, #46 @ 0x2e
- 801809a: d10a bne.n 80180b2 <_vfiprintf_r+0x156>
- 801809c: 7863 ldrb r3, [r4, #1]
- 801809e: 2b2a cmp r3, #42 @ 0x2a
- 80180a0: d132 bne.n 8018108 <_vfiprintf_r+0x1ac>
- 80180a2: 9b03 ldr r3, [sp, #12]
- 80180a4: 1d1a adds r2, r3, #4
- 80180a6: 681b ldr r3, [r3, #0]
- 80180a8: 9203 str r2, [sp, #12]
- 80180aa: ea43 73e3 orr.w r3, r3, r3, asr #31
- 80180ae: 3402 adds r4, #2
- 80180b0: 9305 str r3, [sp, #20]
- 80180b2: f8df a0d4 ldr.w sl, [pc, #212] @ 8018188 <_vfiprintf_r+0x22c>
- 80180b6: 7821 ldrb r1, [r4, #0]
- 80180b8: 2203 movs r2, #3
- 80180ba: 4650 mov r0, sl
- 80180bc: f7e8 f910 bl 80002e0 <memchr>
- 80180c0: b138 cbz r0, 80180d2 <_vfiprintf_r+0x176>
- 80180c2: 9b04 ldr r3, [sp, #16]
- 80180c4: eba0 000a sub.w r0, r0, sl
- 80180c8: 2240 movs r2, #64 @ 0x40
- 80180ca: 4082 lsls r2, r0
- 80180cc: 4313 orrs r3, r2
- 80180ce: 3401 adds r4, #1
- 80180d0: 9304 str r3, [sp, #16]
- 80180d2: f814 1b01 ldrb.w r1, [r4], #1
- 80180d6: 4829 ldr r0, [pc, #164] @ (801817c <_vfiprintf_r+0x220>)
- 80180d8: f88d 1028 strb.w r1, [sp, #40] @ 0x28
- 80180dc: 2206 movs r2, #6
- 80180de: f7e8 f8ff bl 80002e0 <memchr>
- 80180e2: 2800 cmp r0, #0
- 80180e4: d03f beq.n 8018166 <_vfiprintf_r+0x20a>
- 80180e6: 4b26 ldr r3, [pc, #152] @ (8018180 <_vfiprintf_r+0x224>)
- 80180e8: bb1b cbnz r3, 8018132 <_vfiprintf_r+0x1d6>
- 80180ea: 9b03 ldr r3, [sp, #12]
- 80180ec: 3307 adds r3, #7
- 80180ee: f023 0307 bic.w r3, r3, #7
- 80180f2: 3308 adds r3, #8
- 80180f4: 9303 str r3, [sp, #12]
- 80180f6: 9b09 ldr r3, [sp, #36] @ 0x24
- 80180f8: 443b add r3, r7
- 80180fa: 9309 str r3, [sp, #36] @ 0x24
- 80180fc: e76a b.n 8017fd4 <_vfiprintf_r+0x78>
- 80180fe: fb0c 3202 mla r2, ip, r2, r3
- 8018102: 460c mov r4, r1
- 8018104: 2001 movs r0, #1
- 8018106: e7a8 b.n 801805a <_vfiprintf_r+0xfe>
- 8018108: 2300 movs r3, #0
- 801810a: 3401 adds r4, #1
- 801810c: 9305 str r3, [sp, #20]
- 801810e: 4619 mov r1, r3
- 8018110: f04f 0c0a mov.w ip, #10
- 8018114: 4620 mov r0, r4
- 8018116: f810 2b01 ldrb.w r2, [r0], #1
- 801811a: 3a30 subs r2, #48 @ 0x30
- 801811c: 2a09 cmp r2, #9
- 801811e: d903 bls.n 8018128 <_vfiprintf_r+0x1cc>
- 8018120: 2b00 cmp r3, #0
- 8018122: d0c6 beq.n 80180b2 <_vfiprintf_r+0x156>
- 8018124: 9105 str r1, [sp, #20]
- 8018126: e7c4 b.n 80180b2 <_vfiprintf_r+0x156>
- 8018128: fb0c 2101 mla r1, ip, r1, r2
- 801812c: 4604 mov r4, r0
- 801812e: 2301 movs r3, #1
- 8018130: e7f0 b.n 8018114 <_vfiprintf_r+0x1b8>
- 8018132: ab03 add r3, sp, #12
- 8018134: 9300 str r3, [sp, #0]
- 8018136: 462a mov r2, r5
- 8018138: 4b12 ldr r3, [pc, #72] @ (8018184 <_vfiprintf_r+0x228>)
- 801813a: a904 add r1, sp, #16
- 801813c: 4630 mov r0, r6
- 801813e: f3af 8000 nop.w
- 8018142: 4607 mov r7, r0
- 8018144: 1c78 adds r0, r7, #1
- 8018146: d1d6 bne.n 80180f6 <_vfiprintf_r+0x19a>
- 8018148: 6e6b ldr r3, [r5, #100] @ 0x64
- 801814a: 07d9 lsls r1, r3, #31
- 801814c: d405 bmi.n 801815a <_vfiprintf_r+0x1fe>
- 801814e: 89ab ldrh r3, [r5, #12]
- 8018150: 059a lsls r2, r3, #22
- 8018152: d402 bmi.n 801815a <_vfiprintf_r+0x1fe>
- 8018154: 6da8 ldr r0, [r5, #88] @ 0x58
- 8018156: f7ff fdcf bl 8017cf8 <__retarget_lock_release_recursive>
- 801815a: 89ab ldrh r3, [r5, #12]
- 801815c: 065b lsls r3, r3, #25
- 801815e: f53f af1f bmi.w 8017fa0 <_vfiprintf_r+0x44>
- 8018162: 9809 ldr r0, [sp, #36] @ 0x24
- 8018164: e71e b.n 8017fa4 <_vfiprintf_r+0x48>
- 8018166: ab03 add r3, sp, #12
- 8018168: 9300 str r3, [sp, #0]
- 801816a: 462a mov r2, r5
- 801816c: 4b05 ldr r3, [pc, #20] @ (8018184 <_vfiprintf_r+0x228>)
- 801816e: a904 add r1, sp, #16
- 8018170: 4630 mov r0, r6
- 8018172: f000 f879 bl 8018268 <_printf_i>
- 8018176: e7e4 b.n 8018142 <_vfiprintf_r+0x1e6>
- 8018178: 08018a08 .word 0x08018a08
- 801817c: 08018a12 .word 0x08018a12
- 8018180: 00000000 .word 0x00000000
- 8018184: 08017f37 .word 0x08017f37
- 8018188: 08018a0e .word 0x08018a0e
- 0801818c <_printf_common>:
- 801818c: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
- 8018190: 4616 mov r6, r2
- 8018192: 4698 mov r8, r3
- 8018194: 688a ldr r2, [r1, #8]
- 8018196: 690b ldr r3, [r1, #16]
- 8018198: f8dd 9020 ldr.w r9, [sp, #32]
- 801819c: 4293 cmp r3, r2
- 801819e: bfb8 it lt
- 80181a0: 4613 movlt r3, r2
- 80181a2: 6033 str r3, [r6, #0]
- 80181a4: f891 2043 ldrb.w r2, [r1, #67] @ 0x43
- 80181a8: 4607 mov r7, r0
- 80181aa: 460c mov r4, r1
- 80181ac: b10a cbz r2, 80181b2 <_printf_common+0x26>
- 80181ae: 3301 adds r3, #1
- 80181b0: 6033 str r3, [r6, #0]
- 80181b2: 6823 ldr r3, [r4, #0]
- 80181b4: 0699 lsls r1, r3, #26
- 80181b6: bf42 ittt mi
- 80181b8: 6833 ldrmi r3, [r6, #0]
- 80181ba: 3302 addmi r3, #2
- 80181bc: 6033 strmi r3, [r6, #0]
- 80181be: 6825 ldr r5, [r4, #0]
- 80181c0: f015 0506 ands.w r5, r5, #6
- 80181c4: d106 bne.n 80181d4 <_printf_common+0x48>
- 80181c6: f104 0a19 add.w sl, r4, #25
- 80181ca: 68e3 ldr r3, [r4, #12]
- 80181cc: 6832 ldr r2, [r6, #0]
- 80181ce: 1a9b subs r3, r3, r2
- 80181d0: 42ab cmp r3, r5
- 80181d2: dc26 bgt.n 8018222 <_printf_common+0x96>
- 80181d4: f894 3043 ldrb.w r3, [r4, #67] @ 0x43
- 80181d8: 6822 ldr r2, [r4, #0]
- 80181da: 3b00 subs r3, #0
- 80181dc: bf18 it ne
- 80181de: 2301 movne r3, #1
- 80181e0: 0692 lsls r2, r2, #26
- 80181e2: d42b bmi.n 801823c <_printf_common+0xb0>
- 80181e4: f104 0243 add.w r2, r4, #67 @ 0x43
- 80181e8: 4641 mov r1, r8
- 80181ea: 4638 mov r0, r7
- 80181ec: 47c8 blx r9
- 80181ee: 3001 adds r0, #1
- 80181f0: d01e beq.n 8018230 <_printf_common+0xa4>
- 80181f2: 6823 ldr r3, [r4, #0]
- 80181f4: 6922 ldr r2, [r4, #16]
- 80181f6: f003 0306 and.w r3, r3, #6
- 80181fa: 2b04 cmp r3, #4
- 80181fc: bf02 ittt eq
- 80181fe: 68e5 ldreq r5, [r4, #12]
- 8018200: 6833 ldreq r3, [r6, #0]
- 8018202: 1aed subeq r5, r5, r3
- 8018204: 68a3 ldr r3, [r4, #8]
- 8018206: bf0c ite eq
- 8018208: ea25 75e5 biceq.w r5, r5, r5, asr #31
- 801820c: 2500 movne r5, #0
- 801820e: 4293 cmp r3, r2
- 8018210: bfc4 itt gt
- 8018212: 1a9b subgt r3, r3, r2
- 8018214: 18ed addgt r5, r5, r3
- 8018216: 2600 movs r6, #0
- 8018218: 341a adds r4, #26
- 801821a: 42b5 cmp r5, r6
- 801821c: d11a bne.n 8018254 <_printf_common+0xc8>
- 801821e: 2000 movs r0, #0
- 8018220: e008 b.n 8018234 <_printf_common+0xa8>
- 8018222: 2301 movs r3, #1
- 8018224: 4652 mov r2, sl
- 8018226: 4641 mov r1, r8
- 8018228: 4638 mov r0, r7
- 801822a: 47c8 blx r9
- 801822c: 3001 adds r0, #1
- 801822e: d103 bne.n 8018238 <_printf_common+0xac>
- 8018230: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
- 8018234: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
- 8018238: 3501 adds r5, #1
- 801823a: e7c6 b.n 80181ca <_printf_common+0x3e>
- 801823c: 18e1 adds r1, r4, r3
- 801823e: 1c5a adds r2, r3, #1
- 8018240: 2030 movs r0, #48 @ 0x30
- 8018242: f881 0043 strb.w r0, [r1, #67] @ 0x43
- 8018246: 4422 add r2, r4
- 8018248: f894 1045 ldrb.w r1, [r4, #69] @ 0x45
- 801824c: f882 1043 strb.w r1, [r2, #67] @ 0x43
- 8018250: 3302 adds r3, #2
- 8018252: e7c7 b.n 80181e4 <_printf_common+0x58>
- 8018254: 2301 movs r3, #1
- 8018256: 4622 mov r2, r4
- 8018258: 4641 mov r1, r8
- 801825a: 4638 mov r0, r7
- 801825c: 47c8 blx r9
- 801825e: 3001 adds r0, #1
- 8018260: d0e6 beq.n 8018230 <_printf_common+0xa4>
- 8018262: 3601 adds r6, #1
- 8018264: e7d9 b.n 801821a <_printf_common+0x8e>
- ...
- 08018268 <_printf_i>:
- 8018268: e92d 47ff stmdb sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
- 801826c: 7e0f ldrb r7, [r1, #24]
- 801826e: 9e0c ldr r6, [sp, #48] @ 0x30
- 8018270: 2f78 cmp r7, #120 @ 0x78
- 8018272: 4691 mov r9, r2
- 8018274: 4680 mov r8, r0
- 8018276: 460c mov r4, r1
- 8018278: 469a mov sl, r3
- 801827a: f101 0243 add.w r2, r1, #67 @ 0x43
- 801827e: d807 bhi.n 8018290 <_printf_i+0x28>
- 8018280: 2f62 cmp r7, #98 @ 0x62
- 8018282: d80a bhi.n 801829a <_printf_i+0x32>
- 8018284: 2f00 cmp r7, #0
- 8018286: f000 80d2 beq.w 801842e <_printf_i+0x1c6>
- 801828a: 2f58 cmp r7, #88 @ 0x58
- 801828c: f000 80b9 beq.w 8018402 <_printf_i+0x19a>
- 8018290: f104 0642 add.w r6, r4, #66 @ 0x42
- 8018294: f884 7042 strb.w r7, [r4, #66] @ 0x42
- 8018298: e03a b.n 8018310 <_printf_i+0xa8>
- 801829a: f1a7 0363 sub.w r3, r7, #99 @ 0x63
- 801829e: 2b15 cmp r3, #21
- 80182a0: d8f6 bhi.n 8018290 <_printf_i+0x28>
- 80182a2: a101 add r1, pc, #4 @ (adr r1, 80182a8 <_printf_i+0x40>)
- 80182a4: f851 f023 ldr.w pc, [r1, r3, lsl #2]
- 80182a8: 08018301 .word 0x08018301
- 80182ac: 08018315 .word 0x08018315
- 80182b0: 08018291 .word 0x08018291
- 80182b4: 08018291 .word 0x08018291
- 80182b8: 08018291 .word 0x08018291
- 80182bc: 08018291 .word 0x08018291
- 80182c0: 08018315 .word 0x08018315
- 80182c4: 08018291 .word 0x08018291
- 80182c8: 08018291 .word 0x08018291
- 80182cc: 08018291 .word 0x08018291
- 80182d0: 08018291 .word 0x08018291
- 80182d4: 08018415 .word 0x08018415
- 80182d8: 0801833f .word 0x0801833f
- 80182dc: 080183cf .word 0x080183cf
- 80182e0: 08018291 .word 0x08018291
- 80182e4: 08018291 .word 0x08018291
- 80182e8: 08018437 .word 0x08018437
- 80182ec: 08018291 .word 0x08018291
- 80182f0: 0801833f .word 0x0801833f
- 80182f4: 08018291 .word 0x08018291
- 80182f8: 08018291 .word 0x08018291
- 80182fc: 080183d7 .word 0x080183d7
- 8018300: 6833 ldr r3, [r6, #0]
- 8018302: 1d1a adds r2, r3, #4
- 8018304: 681b ldr r3, [r3, #0]
- 8018306: 6032 str r2, [r6, #0]
- 8018308: f104 0642 add.w r6, r4, #66 @ 0x42
- 801830c: f884 3042 strb.w r3, [r4, #66] @ 0x42
- 8018310: 2301 movs r3, #1
- 8018312: e09d b.n 8018450 <_printf_i+0x1e8>
- 8018314: 6833 ldr r3, [r6, #0]
- 8018316: 6820 ldr r0, [r4, #0]
- 8018318: 1d19 adds r1, r3, #4
- 801831a: 6031 str r1, [r6, #0]
- 801831c: 0606 lsls r6, r0, #24
- 801831e: d501 bpl.n 8018324 <_printf_i+0xbc>
- 8018320: 681d ldr r5, [r3, #0]
- 8018322: e003 b.n 801832c <_printf_i+0xc4>
- 8018324: 0645 lsls r5, r0, #25
- 8018326: d5fb bpl.n 8018320 <_printf_i+0xb8>
- 8018328: f9b3 5000 ldrsh.w r5, [r3]
- 801832c: 2d00 cmp r5, #0
- 801832e: da03 bge.n 8018338 <_printf_i+0xd0>
- 8018330: 232d movs r3, #45 @ 0x2d
- 8018332: 426d negs r5, r5
- 8018334: f884 3043 strb.w r3, [r4, #67] @ 0x43
- 8018338: 4859 ldr r0, [pc, #356] @ (80184a0 <_printf_i+0x238>)
- 801833a: 230a movs r3, #10
- 801833c: e011 b.n 8018362 <_printf_i+0xfa>
- 801833e: 6821 ldr r1, [r4, #0]
- 8018340: 6833 ldr r3, [r6, #0]
- 8018342: 0608 lsls r0, r1, #24
- 8018344: f853 5b04 ldr.w r5, [r3], #4
- 8018348: d402 bmi.n 8018350 <_printf_i+0xe8>
- 801834a: 0649 lsls r1, r1, #25
- 801834c: bf48 it mi
- 801834e: b2ad uxthmi r5, r5
- 8018350: 2f6f cmp r7, #111 @ 0x6f
- 8018352: 4853 ldr r0, [pc, #332] @ (80184a0 <_printf_i+0x238>)
- 8018354: 6033 str r3, [r6, #0]
- 8018356: bf14 ite ne
- 8018358: 230a movne r3, #10
- 801835a: 2308 moveq r3, #8
- 801835c: 2100 movs r1, #0
- 801835e: f884 1043 strb.w r1, [r4, #67] @ 0x43
- 8018362: 6866 ldr r6, [r4, #4]
- 8018364: 60a6 str r6, [r4, #8]
- 8018366: 2e00 cmp r6, #0
- 8018368: bfa2 ittt ge
- 801836a: 6821 ldrge r1, [r4, #0]
- 801836c: f021 0104 bicge.w r1, r1, #4
- 8018370: 6021 strge r1, [r4, #0]
- 8018372: b90d cbnz r5, 8018378 <_printf_i+0x110>
- 8018374: 2e00 cmp r6, #0
- 8018376: d04b beq.n 8018410 <_printf_i+0x1a8>
- 8018378: 4616 mov r6, r2
- 801837a: fbb5 f1f3 udiv r1, r5, r3
- 801837e: fb03 5711 mls r7, r3, r1, r5
- 8018382: 5dc7 ldrb r7, [r0, r7]
- 8018384: f806 7d01 strb.w r7, [r6, #-1]!
- 8018388: 462f mov r7, r5
- 801838a: 42bb cmp r3, r7
- 801838c: 460d mov r5, r1
- 801838e: d9f4 bls.n 801837a <_printf_i+0x112>
- 8018390: 2b08 cmp r3, #8
- 8018392: d10b bne.n 80183ac <_printf_i+0x144>
- 8018394: 6823 ldr r3, [r4, #0]
- 8018396: 07df lsls r7, r3, #31
- 8018398: d508 bpl.n 80183ac <_printf_i+0x144>
- 801839a: 6923 ldr r3, [r4, #16]
- 801839c: 6861 ldr r1, [r4, #4]
- 801839e: 4299 cmp r1, r3
- 80183a0: bfde ittt le
- 80183a2: 2330 movle r3, #48 @ 0x30
- 80183a4: f806 3c01 strble.w r3, [r6, #-1]
- 80183a8: f106 36ff addle.w r6, r6, #4294967295 @ 0xffffffff
- 80183ac: 1b92 subs r2, r2, r6
- 80183ae: 6122 str r2, [r4, #16]
- 80183b0: f8cd a000 str.w sl, [sp]
- 80183b4: 464b mov r3, r9
- 80183b6: aa03 add r2, sp, #12
- 80183b8: 4621 mov r1, r4
- 80183ba: 4640 mov r0, r8
- 80183bc: f7ff fee6 bl 801818c <_printf_common>
- 80183c0: 3001 adds r0, #1
- 80183c2: d14a bne.n 801845a <_printf_i+0x1f2>
- 80183c4: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
- 80183c8: b004 add sp, #16
- 80183ca: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
- 80183ce: 6823 ldr r3, [r4, #0]
- 80183d0: f043 0320 orr.w r3, r3, #32
- 80183d4: 6023 str r3, [r4, #0]
- 80183d6: 4833 ldr r0, [pc, #204] @ (80184a4 <_printf_i+0x23c>)
- 80183d8: 2778 movs r7, #120 @ 0x78
- 80183da: f884 7045 strb.w r7, [r4, #69] @ 0x45
- 80183de: 6823 ldr r3, [r4, #0]
- 80183e0: 6831 ldr r1, [r6, #0]
- 80183e2: 061f lsls r7, r3, #24
- 80183e4: f851 5b04 ldr.w r5, [r1], #4
- 80183e8: d402 bmi.n 80183f0 <_printf_i+0x188>
- 80183ea: 065f lsls r7, r3, #25
- 80183ec: bf48 it mi
- 80183ee: b2ad uxthmi r5, r5
- 80183f0: 6031 str r1, [r6, #0]
- 80183f2: 07d9 lsls r1, r3, #31
- 80183f4: bf44 itt mi
- 80183f6: f043 0320 orrmi.w r3, r3, #32
- 80183fa: 6023 strmi r3, [r4, #0]
- 80183fc: b11d cbz r5, 8018406 <_printf_i+0x19e>
- 80183fe: 2310 movs r3, #16
- 8018400: e7ac b.n 801835c <_printf_i+0xf4>
- 8018402: 4827 ldr r0, [pc, #156] @ (80184a0 <_printf_i+0x238>)
- 8018404: e7e9 b.n 80183da <_printf_i+0x172>
- 8018406: 6823 ldr r3, [r4, #0]
- 8018408: f023 0320 bic.w r3, r3, #32
- 801840c: 6023 str r3, [r4, #0]
- 801840e: e7f6 b.n 80183fe <_printf_i+0x196>
- 8018410: 4616 mov r6, r2
- 8018412: e7bd b.n 8018390 <_printf_i+0x128>
- 8018414: 6833 ldr r3, [r6, #0]
- 8018416: 6825 ldr r5, [r4, #0]
- 8018418: 6961 ldr r1, [r4, #20]
- 801841a: 1d18 adds r0, r3, #4
- 801841c: 6030 str r0, [r6, #0]
- 801841e: 062e lsls r6, r5, #24
- 8018420: 681b ldr r3, [r3, #0]
- 8018422: d501 bpl.n 8018428 <_printf_i+0x1c0>
- 8018424: 6019 str r1, [r3, #0]
- 8018426: e002 b.n 801842e <_printf_i+0x1c6>
- 8018428: 0668 lsls r0, r5, #25
- 801842a: d5fb bpl.n 8018424 <_printf_i+0x1bc>
- 801842c: 8019 strh r1, [r3, #0]
- 801842e: 2300 movs r3, #0
- 8018430: 6123 str r3, [r4, #16]
- 8018432: 4616 mov r6, r2
- 8018434: e7bc b.n 80183b0 <_printf_i+0x148>
- 8018436: 6833 ldr r3, [r6, #0]
- 8018438: 1d1a adds r2, r3, #4
- 801843a: 6032 str r2, [r6, #0]
- 801843c: 681e ldr r6, [r3, #0]
- 801843e: 6862 ldr r2, [r4, #4]
- 8018440: 2100 movs r1, #0
- 8018442: 4630 mov r0, r6
- 8018444: f7e7 ff4c bl 80002e0 <memchr>
- 8018448: b108 cbz r0, 801844e <_printf_i+0x1e6>
- 801844a: 1b80 subs r0, r0, r6
- 801844c: 6060 str r0, [r4, #4]
- 801844e: 6863 ldr r3, [r4, #4]
- 8018450: 6123 str r3, [r4, #16]
- 8018452: 2300 movs r3, #0
- 8018454: f884 3043 strb.w r3, [r4, #67] @ 0x43
- 8018458: e7aa b.n 80183b0 <_printf_i+0x148>
- 801845a: 6923 ldr r3, [r4, #16]
- 801845c: 4632 mov r2, r6
- 801845e: 4649 mov r1, r9
- 8018460: 4640 mov r0, r8
- 8018462: 47d0 blx sl
- 8018464: 3001 adds r0, #1
- 8018466: d0ad beq.n 80183c4 <_printf_i+0x15c>
- 8018468: 6823 ldr r3, [r4, #0]
- 801846a: 079b lsls r3, r3, #30
- 801846c: d413 bmi.n 8018496 <_printf_i+0x22e>
- 801846e: 68e0 ldr r0, [r4, #12]
- 8018470: 9b03 ldr r3, [sp, #12]
- 8018472: 4298 cmp r0, r3
- 8018474: bfb8 it lt
- 8018476: 4618 movlt r0, r3
- 8018478: e7a6 b.n 80183c8 <_printf_i+0x160>
- 801847a: 2301 movs r3, #1
- 801847c: 4632 mov r2, r6
- 801847e: 4649 mov r1, r9
- 8018480: 4640 mov r0, r8
- 8018482: 47d0 blx sl
- 8018484: 3001 adds r0, #1
- 8018486: d09d beq.n 80183c4 <_printf_i+0x15c>
- 8018488: 3501 adds r5, #1
- 801848a: 68e3 ldr r3, [r4, #12]
- 801848c: 9903 ldr r1, [sp, #12]
- 801848e: 1a5b subs r3, r3, r1
- 8018490: 42ab cmp r3, r5
- 8018492: dcf2 bgt.n 801847a <_printf_i+0x212>
- 8018494: e7eb b.n 801846e <_printf_i+0x206>
- 8018496: 2500 movs r5, #0
- 8018498: f104 0619 add.w r6, r4, #25
- 801849c: e7f5 b.n 801848a <_printf_i+0x222>
- 801849e: bf00 nop
- 80184a0: 08018a19 .word 0x08018a19
- 80184a4: 08018a2a .word 0x08018a2a
- 080184a8 <__sflush_r>:
- 80184a8: f9b1 200c ldrsh.w r2, [r1, #12]
- 80184ac: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
- 80184b0: 0716 lsls r6, r2, #28
- 80184b2: 4605 mov r5, r0
- 80184b4: 460c mov r4, r1
- 80184b6: d454 bmi.n 8018562 <__sflush_r+0xba>
- 80184b8: 684b ldr r3, [r1, #4]
- 80184ba: 2b00 cmp r3, #0
- 80184bc: dc02 bgt.n 80184c4 <__sflush_r+0x1c>
- 80184be: 6c0b ldr r3, [r1, #64] @ 0x40
- 80184c0: 2b00 cmp r3, #0
- 80184c2: dd48 ble.n 8018556 <__sflush_r+0xae>
- 80184c4: 6ae6 ldr r6, [r4, #44] @ 0x2c
- 80184c6: 2e00 cmp r6, #0
- 80184c8: d045 beq.n 8018556 <__sflush_r+0xae>
- 80184ca: 2300 movs r3, #0
- 80184cc: f412 5280 ands.w r2, r2, #4096 @ 0x1000
- 80184d0: 682f ldr r7, [r5, #0]
- 80184d2: 6a21 ldr r1, [r4, #32]
- 80184d4: 602b str r3, [r5, #0]
- 80184d6: d030 beq.n 801853a <__sflush_r+0x92>
- 80184d8: 6d62 ldr r2, [r4, #84] @ 0x54
- 80184da: 89a3 ldrh r3, [r4, #12]
- 80184dc: 0759 lsls r1, r3, #29
- 80184de: d505 bpl.n 80184ec <__sflush_r+0x44>
- 80184e0: 6863 ldr r3, [r4, #4]
- 80184e2: 1ad2 subs r2, r2, r3
- 80184e4: 6b63 ldr r3, [r4, #52] @ 0x34
- 80184e6: b10b cbz r3, 80184ec <__sflush_r+0x44>
- 80184e8: 6c23 ldr r3, [r4, #64] @ 0x40
- 80184ea: 1ad2 subs r2, r2, r3
- 80184ec: 2300 movs r3, #0
- 80184ee: 6ae6 ldr r6, [r4, #44] @ 0x2c
- 80184f0: 6a21 ldr r1, [r4, #32]
- 80184f2: 4628 mov r0, r5
- 80184f4: 47b0 blx r6
- 80184f6: 1c43 adds r3, r0, #1
- 80184f8: 89a3 ldrh r3, [r4, #12]
- 80184fa: d106 bne.n 801850a <__sflush_r+0x62>
- 80184fc: 6829 ldr r1, [r5, #0]
- 80184fe: 291d cmp r1, #29
- 8018500: d82b bhi.n 801855a <__sflush_r+0xb2>
- 8018502: 4a2a ldr r2, [pc, #168] @ (80185ac <__sflush_r+0x104>)
- 8018504: 410a asrs r2, r1
- 8018506: 07d6 lsls r6, r2, #31
- 8018508: d427 bmi.n 801855a <__sflush_r+0xb2>
- 801850a: 2200 movs r2, #0
- 801850c: 6062 str r2, [r4, #4]
- 801850e: 04d9 lsls r1, r3, #19
- 8018510: 6922 ldr r2, [r4, #16]
- 8018512: 6022 str r2, [r4, #0]
- 8018514: d504 bpl.n 8018520 <__sflush_r+0x78>
- 8018516: 1c42 adds r2, r0, #1
- 8018518: d101 bne.n 801851e <__sflush_r+0x76>
- 801851a: 682b ldr r3, [r5, #0]
- 801851c: b903 cbnz r3, 8018520 <__sflush_r+0x78>
- 801851e: 6560 str r0, [r4, #84] @ 0x54
- 8018520: 6b61 ldr r1, [r4, #52] @ 0x34
- 8018522: 602f str r7, [r5, #0]
- 8018524: b1b9 cbz r1, 8018556 <__sflush_r+0xae>
- 8018526: f104 0344 add.w r3, r4, #68 @ 0x44
- 801852a: 4299 cmp r1, r3
- 801852c: d002 beq.n 8018534 <__sflush_r+0x8c>
- 801852e: 4628 mov r0, r5
- 8018530: f7ff fbf2 bl 8017d18 <_free_r>
- 8018534: 2300 movs r3, #0
- 8018536: 6363 str r3, [r4, #52] @ 0x34
- 8018538: e00d b.n 8018556 <__sflush_r+0xae>
- 801853a: 2301 movs r3, #1
- 801853c: 4628 mov r0, r5
- 801853e: 47b0 blx r6
- 8018540: 4602 mov r2, r0
- 8018542: 1c50 adds r0, r2, #1
- 8018544: d1c9 bne.n 80184da <__sflush_r+0x32>
- 8018546: 682b ldr r3, [r5, #0]
- 8018548: 2b00 cmp r3, #0
- 801854a: d0c6 beq.n 80184da <__sflush_r+0x32>
- 801854c: 2b1d cmp r3, #29
- 801854e: d001 beq.n 8018554 <__sflush_r+0xac>
- 8018550: 2b16 cmp r3, #22
- 8018552: d11e bne.n 8018592 <__sflush_r+0xea>
- 8018554: 602f str r7, [r5, #0]
- 8018556: 2000 movs r0, #0
- 8018558: e022 b.n 80185a0 <__sflush_r+0xf8>
- 801855a: f043 0340 orr.w r3, r3, #64 @ 0x40
- 801855e: b21b sxth r3, r3
- 8018560: e01b b.n 801859a <__sflush_r+0xf2>
- 8018562: 690f ldr r7, [r1, #16]
- 8018564: 2f00 cmp r7, #0
- 8018566: d0f6 beq.n 8018556 <__sflush_r+0xae>
- 8018568: 0793 lsls r3, r2, #30
- 801856a: 680e ldr r6, [r1, #0]
- 801856c: bf08 it eq
- 801856e: 694b ldreq r3, [r1, #20]
- 8018570: 600f str r7, [r1, #0]
- 8018572: bf18 it ne
- 8018574: 2300 movne r3, #0
- 8018576: eba6 0807 sub.w r8, r6, r7
- 801857a: 608b str r3, [r1, #8]
- 801857c: f1b8 0f00 cmp.w r8, #0
- 8018580: dde9 ble.n 8018556 <__sflush_r+0xae>
- 8018582: 6a21 ldr r1, [r4, #32]
- 8018584: 6aa6 ldr r6, [r4, #40] @ 0x28
- 8018586: 4643 mov r3, r8
- 8018588: 463a mov r2, r7
- 801858a: 4628 mov r0, r5
- 801858c: 47b0 blx r6
- 801858e: 2800 cmp r0, #0
- 8018590: dc08 bgt.n 80185a4 <__sflush_r+0xfc>
- 8018592: f9b4 300c ldrsh.w r3, [r4, #12]
- 8018596: f043 0340 orr.w r3, r3, #64 @ 0x40
- 801859a: 81a3 strh r3, [r4, #12]
- 801859c: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
- 80185a0: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
- 80185a4: 4407 add r7, r0
- 80185a6: eba8 0800 sub.w r8, r8, r0
- 80185aa: e7e7 b.n 801857c <__sflush_r+0xd4>
- 80185ac: dfbffffe .word 0xdfbffffe
- 080185b0 <_fflush_r>:
- 80185b0: b538 push {r3, r4, r5, lr}
- 80185b2: 690b ldr r3, [r1, #16]
- 80185b4: 4605 mov r5, r0
- 80185b6: 460c mov r4, r1
- 80185b8: b913 cbnz r3, 80185c0 <_fflush_r+0x10>
- 80185ba: 2500 movs r5, #0
- 80185bc: 4628 mov r0, r5
- 80185be: bd38 pop {r3, r4, r5, pc}
- 80185c0: b118 cbz r0, 80185ca <_fflush_r+0x1a>
- 80185c2: 6a03 ldr r3, [r0, #32]
- 80185c4: b90b cbnz r3, 80185ca <_fflush_r+0x1a>
- 80185c6: f7ff fa3b bl 8017a40 <__sinit>
- 80185ca: f9b4 300c ldrsh.w r3, [r4, #12]
- 80185ce: 2b00 cmp r3, #0
- 80185d0: d0f3 beq.n 80185ba <_fflush_r+0xa>
- 80185d2: 6e62 ldr r2, [r4, #100] @ 0x64
- 80185d4: 07d0 lsls r0, r2, #31
- 80185d6: d404 bmi.n 80185e2 <_fflush_r+0x32>
- 80185d8: 0599 lsls r1, r3, #22
- 80185da: d402 bmi.n 80185e2 <_fflush_r+0x32>
- 80185dc: 6da0 ldr r0, [r4, #88] @ 0x58
- 80185de: f7ff fb8a bl 8017cf6 <__retarget_lock_acquire_recursive>
- 80185e2: 4628 mov r0, r5
- 80185e4: 4621 mov r1, r4
- 80185e6: f7ff ff5f bl 80184a8 <__sflush_r>
- 80185ea: 6e63 ldr r3, [r4, #100] @ 0x64
- 80185ec: 07da lsls r2, r3, #31
- 80185ee: 4605 mov r5, r0
- 80185f0: d4e4 bmi.n 80185bc <_fflush_r+0xc>
- 80185f2: 89a3 ldrh r3, [r4, #12]
- 80185f4: 059b lsls r3, r3, #22
- 80185f6: d4e1 bmi.n 80185bc <_fflush_r+0xc>
- 80185f8: 6da0 ldr r0, [r4, #88] @ 0x58
- 80185fa: f7ff fb7d bl 8017cf8 <__retarget_lock_release_recursive>
- 80185fe: e7dd b.n 80185bc <_fflush_r+0xc>
- 08018600 <__swbuf_r>:
- 8018600: b5f8 push {r3, r4, r5, r6, r7, lr}
- 8018602: 460e mov r6, r1
- 8018604: 4614 mov r4, r2
- 8018606: 4605 mov r5, r0
- 8018608: b118 cbz r0, 8018612 <__swbuf_r+0x12>
- 801860a: 6a03 ldr r3, [r0, #32]
- 801860c: b90b cbnz r3, 8018612 <__swbuf_r+0x12>
- 801860e: f7ff fa17 bl 8017a40 <__sinit>
- 8018612: 69a3 ldr r3, [r4, #24]
- 8018614: 60a3 str r3, [r4, #8]
- 8018616: 89a3 ldrh r3, [r4, #12]
- 8018618: 071a lsls r2, r3, #28
- 801861a: d501 bpl.n 8018620 <__swbuf_r+0x20>
- 801861c: 6923 ldr r3, [r4, #16]
- 801861e: b943 cbnz r3, 8018632 <__swbuf_r+0x32>
- 8018620: 4621 mov r1, r4
- 8018622: 4628 mov r0, r5
- 8018624: f000 f82a bl 801867c <__swsetup_r>
- 8018628: b118 cbz r0, 8018632 <__swbuf_r+0x32>
- 801862a: f04f 37ff mov.w r7, #4294967295 @ 0xffffffff
- 801862e: 4638 mov r0, r7
- 8018630: bdf8 pop {r3, r4, r5, r6, r7, pc}
- 8018632: 6823 ldr r3, [r4, #0]
- 8018634: 6922 ldr r2, [r4, #16]
- 8018636: 1a98 subs r0, r3, r2
- 8018638: 6963 ldr r3, [r4, #20]
- 801863a: b2f6 uxtb r6, r6
- 801863c: 4283 cmp r3, r0
- 801863e: 4637 mov r7, r6
- 8018640: dc05 bgt.n 801864e <__swbuf_r+0x4e>
- 8018642: 4621 mov r1, r4
- 8018644: 4628 mov r0, r5
- 8018646: f7ff ffb3 bl 80185b0 <_fflush_r>
- 801864a: 2800 cmp r0, #0
- 801864c: d1ed bne.n 801862a <__swbuf_r+0x2a>
- 801864e: 68a3 ldr r3, [r4, #8]
- 8018650: 3b01 subs r3, #1
- 8018652: 60a3 str r3, [r4, #8]
- 8018654: 6823 ldr r3, [r4, #0]
- 8018656: 1c5a adds r2, r3, #1
- 8018658: 6022 str r2, [r4, #0]
- 801865a: 701e strb r6, [r3, #0]
- 801865c: 6962 ldr r2, [r4, #20]
- 801865e: 1c43 adds r3, r0, #1
- 8018660: 429a cmp r2, r3
- 8018662: d004 beq.n 801866e <__swbuf_r+0x6e>
- 8018664: 89a3 ldrh r3, [r4, #12]
- 8018666: 07db lsls r3, r3, #31
- 8018668: d5e1 bpl.n 801862e <__swbuf_r+0x2e>
- 801866a: 2e0a cmp r6, #10
- 801866c: d1df bne.n 801862e <__swbuf_r+0x2e>
- 801866e: 4621 mov r1, r4
- 8018670: 4628 mov r0, r5
- 8018672: f7ff ff9d bl 80185b0 <_fflush_r>
- 8018676: 2800 cmp r0, #0
- 8018678: d0d9 beq.n 801862e <__swbuf_r+0x2e>
- 801867a: e7d6 b.n 801862a <__swbuf_r+0x2a>
- 0801867c <__swsetup_r>:
- 801867c: b538 push {r3, r4, r5, lr}
- 801867e: 4b29 ldr r3, [pc, #164] @ (8018724 <__swsetup_r+0xa8>)
- 8018680: 4605 mov r5, r0
- 8018682: 6818 ldr r0, [r3, #0]
- 8018684: 460c mov r4, r1
- 8018686: b118 cbz r0, 8018690 <__swsetup_r+0x14>
- 8018688: 6a03 ldr r3, [r0, #32]
- 801868a: b90b cbnz r3, 8018690 <__swsetup_r+0x14>
- 801868c: f7ff f9d8 bl 8017a40 <__sinit>
- 8018690: f9b4 300c ldrsh.w r3, [r4, #12]
- 8018694: 0719 lsls r1, r3, #28
- 8018696: d422 bmi.n 80186de <__swsetup_r+0x62>
- 8018698: 06da lsls r2, r3, #27
- 801869a: d407 bmi.n 80186ac <__swsetup_r+0x30>
- 801869c: 2209 movs r2, #9
- 801869e: 602a str r2, [r5, #0]
- 80186a0: f043 0340 orr.w r3, r3, #64 @ 0x40
- 80186a4: 81a3 strh r3, [r4, #12]
- 80186a6: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
- 80186aa: e033 b.n 8018714 <__swsetup_r+0x98>
- 80186ac: 0758 lsls r0, r3, #29
- 80186ae: d512 bpl.n 80186d6 <__swsetup_r+0x5a>
- 80186b0: 6b61 ldr r1, [r4, #52] @ 0x34
- 80186b2: b141 cbz r1, 80186c6 <__swsetup_r+0x4a>
- 80186b4: f104 0344 add.w r3, r4, #68 @ 0x44
- 80186b8: 4299 cmp r1, r3
- 80186ba: d002 beq.n 80186c2 <__swsetup_r+0x46>
- 80186bc: 4628 mov r0, r5
- 80186be: f7ff fb2b bl 8017d18 <_free_r>
- 80186c2: 2300 movs r3, #0
- 80186c4: 6363 str r3, [r4, #52] @ 0x34
- 80186c6: 89a3 ldrh r3, [r4, #12]
- 80186c8: f023 0324 bic.w r3, r3, #36 @ 0x24
- 80186cc: 81a3 strh r3, [r4, #12]
- 80186ce: 2300 movs r3, #0
- 80186d0: 6063 str r3, [r4, #4]
- 80186d2: 6923 ldr r3, [r4, #16]
- 80186d4: 6023 str r3, [r4, #0]
- 80186d6: 89a3 ldrh r3, [r4, #12]
- 80186d8: f043 0308 orr.w r3, r3, #8
- 80186dc: 81a3 strh r3, [r4, #12]
- 80186de: 6923 ldr r3, [r4, #16]
- 80186e0: b94b cbnz r3, 80186f6 <__swsetup_r+0x7a>
- 80186e2: 89a3 ldrh r3, [r4, #12]
- 80186e4: f403 7320 and.w r3, r3, #640 @ 0x280
- 80186e8: f5b3 7f00 cmp.w r3, #512 @ 0x200
- 80186ec: d003 beq.n 80186f6 <__swsetup_r+0x7a>
- 80186ee: 4621 mov r1, r4
- 80186f0: 4628 mov r0, r5
- 80186f2: f000 f84f bl 8018794 <__smakebuf_r>
- 80186f6: f9b4 300c ldrsh.w r3, [r4, #12]
- 80186fa: f013 0201 ands.w r2, r3, #1
- 80186fe: d00a beq.n 8018716 <__swsetup_r+0x9a>
- 8018700: 2200 movs r2, #0
- 8018702: 60a2 str r2, [r4, #8]
- 8018704: 6962 ldr r2, [r4, #20]
- 8018706: 4252 negs r2, r2
- 8018708: 61a2 str r2, [r4, #24]
- 801870a: 6922 ldr r2, [r4, #16]
- 801870c: b942 cbnz r2, 8018720 <__swsetup_r+0xa4>
- 801870e: f013 0080 ands.w r0, r3, #128 @ 0x80
- 8018712: d1c5 bne.n 80186a0 <__swsetup_r+0x24>
- 8018714: bd38 pop {r3, r4, r5, pc}
- 8018716: 0799 lsls r1, r3, #30
- 8018718: bf58 it pl
- 801871a: 6962 ldrpl r2, [r4, #20]
- 801871c: 60a2 str r2, [r4, #8]
- 801871e: e7f4 b.n 801870a <__swsetup_r+0x8e>
- 8018720: 2000 movs r0, #0
- 8018722: e7f7 b.n 8018714 <__swsetup_r+0x98>
- 8018724: 24000054 .word 0x24000054
- 08018728 <_sbrk_r>:
- 8018728: b538 push {r3, r4, r5, lr}
- 801872a: 4d06 ldr r5, [pc, #24] @ (8018744 <_sbrk_r+0x1c>)
- 801872c: 2300 movs r3, #0
- 801872e: 4604 mov r4, r0
- 8018730: 4608 mov r0, r1
- 8018732: 602b str r3, [r5, #0]
- 8018734: f7eb fca0 bl 8004078 <_sbrk>
- 8018738: 1c43 adds r3, r0, #1
- 801873a: d102 bne.n 8018742 <_sbrk_r+0x1a>
- 801873c: 682b ldr r3, [r5, #0]
- 801873e: b103 cbz r3, 8018742 <_sbrk_r+0x1a>
- 8018740: 6023 str r3, [r4, #0]
- 8018742: bd38 pop {r3, r4, r5, pc}
- 8018744: 24012dd0 .word 0x24012dd0
- 08018748 <__swhatbuf_r>:
- 8018748: b570 push {r4, r5, r6, lr}
- 801874a: 460c mov r4, r1
- 801874c: f9b1 100e ldrsh.w r1, [r1, #14]
- 8018750: 2900 cmp r1, #0
- 8018752: b096 sub sp, #88 @ 0x58
- 8018754: 4615 mov r5, r2
- 8018756: 461e mov r6, r3
- 8018758: da0d bge.n 8018776 <__swhatbuf_r+0x2e>
- 801875a: 89a3 ldrh r3, [r4, #12]
- 801875c: f013 0f80 tst.w r3, #128 @ 0x80
- 8018760: f04f 0100 mov.w r1, #0
- 8018764: bf14 ite ne
- 8018766: 2340 movne r3, #64 @ 0x40
- 8018768: f44f 6380 moveq.w r3, #1024 @ 0x400
- 801876c: 2000 movs r0, #0
- 801876e: 6031 str r1, [r6, #0]
- 8018770: 602b str r3, [r5, #0]
- 8018772: b016 add sp, #88 @ 0x58
- 8018774: bd70 pop {r4, r5, r6, pc}
- 8018776: 466a mov r2, sp
- 8018778: f000 f848 bl 801880c <_fstat_r>
- 801877c: 2800 cmp r0, #0
- 801877e: dbec blt.n 801875a <__swhatbuf_r+0x12>
- 8018780: 9901 ldr r1, [sp, #4]
- 8018782: f401 4170 and.w r1, r1, #61440 @ 0xf000
- 8018786: f5a1 5300 sub.w r3, r1, #8192 @ 0x2000
- 801878a: 4259 negs r1, r3
- 801878c: 4159 adcs r1, r3
- 801878e: f44f 6380 mov.w r3, #1024 @ 0x400
- 8018792: e7eb b.n 801876c <__swhatbuf_r+0x24>
- 08018794 <__smakebuf_r>:
- 8018794: 898b ldrh r3, [r1, #12]
- 8018796: b5f7 push {r0, r1, r2, r4, r5, r6, r7, lr}
- 8018798: 079d lsls r5, r3, #30
- 801879a: 4606 mov r6, r0
- 801879c: 460c mov r4, r1
- 801879e: d507 bpl.n 80187b0 <__smakebuf_r+0x1c>
- 80187a0: f104 0347 add.w r3, r4, #71 @ 0x47
- 80187a4: 6023 str r3, [r4, #0]
- 80187a6: 6123 str r3, [r4, #16]
- 80187a8: 2301 movs r3, #1
- 80187aa: 6163 str r3, [r4, #20]
- 80187ac: b003 add sp, #12
- 80187ae: bdf0 pop {r4, r5, r6, r7, pc}
- 80187b0: ab01 add r3, sp, #4
- 80187b2: 466a mov r2, sp
- 80187b4: f7ff ffc8 bl 8018748 <__swhatbuf_r>
- 80187b8: 9f00 ldr r7, [sp, #0]
- 80187ba: 4605 mov r5, r0
- 80187bc: 4639 mov r1, r7
- 80187be: 4630 mov r0, r6
- 80187c0: f7ff fb16 bl 8017df0 <_malloc_r>
- 80187c4: b948 cbnz r0, 80187da <__smakebuf_r+0x46>
- 80187c6: f9b4 300c ldrsh.w r3, [r4, #12]
- 80187ca: 059a lsls r2, r3, #22
- 80187cc: d4ee bmi.n 80187ac <__smakebuf_r+0x18>
- 80187ce: f023 0303 bic.w r3, r3, #3
- 80187d2: f043 0302 orr.w r3, r3, #2
- 80187d6: 81a3 strh r3, [r4, #12]
- 80187d8: e7e2 b.n 80187a0 <__smakebuf_r+0xc>
- 80187da: 89a3 ldrh r3, [r4, #12]
- 80187dc: 6020 str r0, [r4, #0]
- 80187de: f043 0380 orr.w r3, r3, #128 @ 0x80
- 80187e2: 81a3 strh r3, [r4, #12]
- 80187e4: 9b01 ldr r3, [sp, #4]
- 80187e6: e9c4 0704 strd r0, r7, [r4, #16]
- 80187ea: b15b cbz r3, 8018804 <__smakebuf_r+0x70>
- 80187ec: f9b4 100e ldrsh.w r1, [r4, #14]
- 80187f0: 4630 mov r0, r6
- 80187f2: f000 f81d bl 8018830 <_isatty_r>
- 80187f6: b128 cbz r0, 8018804 <__smakebuf_r+0x70>
- 80187f8: 89a3 ldrh r3, [r4, #12]
- 80187fa: f023 0303 bic.w r3, r3, #3
- 80187fe: f043 0301 orr.w r3, r3, #1
- 8018802: 81a3 strh r3, [r4, #12]
- 8018804: 89a3 ldrh r3, [r4, #12]
- 8018806: 431d orrs r5, r3
- 8018808: 81a5 strh r5, [r4, #12]
- 801880a: e7cf b.n 80187ac <__smakebuf_r+0x18>
- 0801880c <_fstat_r>:
- 801880c: b538 push {r3, r4, r5, lr}
- 801880e: 4d07 ldr r5, [pc, #28] @ (801882c <_fstat_r+0x20>)
- 8018810: 2300 movs r3, #0
- 8018812: 4604 mov r4, r0
- 8018814: 4608 mov r0, r1
- 8018816: 4611 mov r1, r2
- 8018818: 602b str r3, [r5, #0]
- 801881a: f7eb fc04 bl 8004026 <_fstat>
- 801881e: 1c43 adds r3, r0, #1
- 8018820: d102 bne.n 8018828 <_fstat_r+0x1c>
- 8018822: 682b ldr r3, [r5, #0]
- 8018824: b103 cbz r3, 8018828 <_fstat_r+0x1c>
- 8018826: 6023 str r3, [r4, #0]
- 8018828: bd38 pop {r3, r4, r5, pc}
- 801882a: bf00 nop
- 801882c: 24012dd0 .word 0x24012dd0
- 08018830 <_isatty_r>:
- 8018830: b538 push {r3, r4, r5, lr}
- 8018832: 4d06 ldr r5, [pc, #24] @ (801884c <_isatty_r+0x1c>)
- 8018834: 2300 movs r3, #0
- 8018836: 4604 mov r4, r0
- 8018838: 4608 mov r0, r1
- 801883a: 602b str r3, [r5, #0]
- 801883c: f7eb fc03 bl 8004046 <_isatty>
- 8018840: 1c43 adds r3, r0, #1
- 8018842: d102 bne.n 801884a <_isatty_r+0x1a>
- 8018844: 682b ldr r3, [r5, #0]
- 8018846: b103 cbz r3, 801884a <_isatty_r+0x1a>
- 8018848: 6023 str r3, [r4, #0]
- 801884a: bd38 pop {r3, r4, r5, pc}
- 801884c: 24012dd0 .word 0x24012dd0
- 08018850 <_init>:
- 8018850: b5f8 push {r3, r4, r5, r6, r7, lr}
- 8018852: bf00 nop
- 8018854: bcf8 pop {r3, r4, r5, r6, r7}
- 8018856: bc08 pop {r3}
- 8018858: 469e mov lr, r3
- 801885a: 4770 bx lr
- 0801885c <_fini>:
- 801885c: b5f8 push {r3, r4, r5, r6, r7, lr}
- 801885e: bf00 nop
- 8018860: bcf8 pop {r3, r4, r5, r6, r7}
- 8018862: bc08 pop {r3}
- 8018864: 469e mov lr, r3
- 8018866: 4770 bx lr
|
