|
@@ -244,7 +244,7 @@ module top (
|
|
// --------
|
|
// --------
|
|
assign period1 = mailbox_regs_flat[15:0]; // First 16 bits for period1
|
|
assign period1 = mailbox_regs_flat[15:0]; // First 16 bits for period1
|
|
assign delay1 = mailbox_regs_flat[31:16]; // Next 16 bits for delay1
|
|
assign delay1 = mailbox_regs_flat[31:16]; // Next 16 bits for delay1
|
|
- assign period2 = mailbox_regs_flat[47:32]; // Next 16 bits for duty2
|
|
|
|
|
|
+ assign period2 = mailbox_regs_flat[47:32]; // Next 16 bits for period2
|
|
assign delay2 = mailbox_regs_flat[63:48]; // Next 16 bits for delay2
|
|
assign delay2 = mailbox_regs_flat[63:48]; // Next 16 bits for delay2
|
|
assign period3 = mailbox_regs_flat[79:64]; // Next 16 bits for period3
|
|
assign period3 = mailbox_regs_flat[79:64]; // Next 16 bits for period3
|
|
assign duty3 = mailbox_regs_flat[95:80]; // Next 16 bits for duty3
|
|
assign duty3 = mailbox_regs_flat[95:80]; // Next 16 bits for duty3
|