 Sylvain Munaut
|
5229fb7590
cores/usb: Add special buffer descriptor mode for control endpoint
|
5 years ago |
|
Sylvain Munaut
|
ea06e6878b
cores/usb: Fix RX bit stuffing implementation
|
5 years ago |
|
Sylvain Munaut
|
aff3b98e7a
cores/usb: Import current state of the USB core
|
5 years ago |
|
Sylvain Munaut
|
2e0e25b76f
cores/misc: Add cross-clock wishbone interface
|
5 years ago |
|
Sylvain Munaut
|
6067f61535
cores/misc: Add cross-clock strobe
|
5 years ago |
|
Sylvain Munaut
|
22c3e9a4ee
cores/misc: Add UART with wishbone & FIFO
|
5 years ago |
|
Sylvain Munaut
|
2ed6b32cf4
cores/misc: Add simple UART TX/RX cores
|
5 years ago |
|
Sylvain Munaut
|
9e01a6a390
cores/video: Change the color lookup algo for direct mode
|
5 years ago |
|
Sylvain Munaut
|
68ac87f6c4
Update the vim modeline to be closer to top of file
|
5 years ago |
|
Sylvain Munaut
|
7d9adc485f
build: Update HeAP placer option name to the final merged version
|
5 years ago |
|
Sylvain Munaut
|
ffcdd3ac1e
cores/misc: Import a couple of Synchronous FIFO options
|
5 years ago |
|
Sylvain Munaut
|
67dd460953
build: Add option to use the nea HeAP placer
|
5 years ago |
|
Sylvain Munaut
|
91826785f9
cores/misc: Minor whitespace fix
|
5 years ago |
|
Sylvain Munaut
|
4812ab7b22
build: Add explicit include directory for the rtl/ & sim/ dir of each core
|
5 years ago |
|
Sylvain Munaut
|
66218b042e
build: Use the 'library' mode of iverilog for non-top-level files
|
5 years ago |
|
Sylvain Munaut
|
b90e522d72
build: Allow 'simulation sources' in cores and projects
|
5 years ago |
 Piotr Esden-Tempski
|
4ff7a37b90
cores/hub75: Added a PHY module to contain all the IOB instances
|
6 years ago |
|
Piotr Esden-Tempski
|
c95f3f34ea
cores/hub75: Added module connectivity legend
|
6 years ago |
|
Sylvain Munaut
|
bce8d5bb4c
projects/hdmi_text: Adjust build options to never promote globals
|
6 years ago |
|
Sylvain Munaut
|
74fb15fae5
build: Fix dependency loop cause by phony targets
|
6 years ago |
|
Sylvain Munaut
|
ebce3d1baf
cores/misc: Handle the care where DELAY=1 properly for verilog
|
6 years ago |
|
Sylvain Munaut
|
bc78413bbf
cores/video: Remove test init file from vid_shared_ram
|
6 years ago |
|
Sylvain Munaut
|
8d856f4493
projects/hdmi_text: Import demo code for the HDMI text on the iCEBreaker
|
6 years ago |
|
Sylvain Munaut
|
16e60e90d9
cores/video: Import new core for video generation
|
6 years ago |
|
Sylvain Munaut
|
4c65cee77c
cores/misc: Import collection of iCE40 primitives helpers
|
6 years ago |
|
Sylvain Munaut
|
a93fe70849
cores/misc: Import 'delay' collection of delay blocks
|
6 years ago |
|
Sylvain Munaut
|
918780b569
projects/rgb_panel: Make channel number consistent in pgen/vgen
|
6 years ago |
|
Sylvain Munaut
|
a5dfdf438f
projects/rgb_panel: Improve the documentation about pixel format / channels
|
6 years ago |
|
Sylvain Munaut
|
6022379890
projects/nano-pmod-up5k: Add note about BGR pixel order
|
6 years ago |
|
Sylvain Munaut
|
baf6b94433
projects/nano-pmod-up5k: Initial code import of the nanoDSI pmod demo code
|
6 years ago |
