História revízii

Autor SHA1 Správa Dátum
  Sylvain Munaut cb358304ff projects/riscv_usb: Adapt to allow 64k/128k of SPRAM 4 rokov pred
  Sylvain Munaut c80f0a9f67 cores/mem_cache: Improvement on the memory simulator 4 rokov pred
  Sylvain Munaut 3bd5ca1a5f cores/mem_cache: Initial import of iCE40 memory cache 4 rokov pred
  Sylvain Munaut 7c7e120a84 projects: Update constraints for bitsy v0 and v1 4 rokov pred
  Sylvain Munaut c1483f3018 projects/riscv_usb: Update BOARD define for C source to match verilog one 4 rokov pred
  Sylvain Munaut c138c61984 cores/e1: Add option to use an external LIU instead of the iCE40 as PHY 5 rokov pred
  Sylvain Munaut f147c005db cores/e1: Minor synth improvement on CRC core 5 rokov pred
  Sylvain Munaut 21300d8cfe cores/e1: Fix CRC error marker in BD out fifo 5 rokov pred
  Sylvain Munaut f8b05c3630 cores/e1: Still generate TS0 pattern in case of underruns. 5 rokov pred
  Sylvain Munaut e51318fa05 cores/e1: Export tick for TX and RX path 5 rokov pred
  Sylvain Munaut 96e0348be9 cores/e1: Import register level documentation 5 rokov pred
  Sylvain Munaut effdabf3cd cores/e1: Import E1 core 5 rokov pred
  Sylvain Munaut 12891bcfc7 projects/memtest: Add missing PCF file for icebreaker 4 rokov pred
  Sylvain Munaut 3e030f46ee cores/qspi_master: Prevent yosys from using a bram for 16-element ROM 4 rokov pred
  Sylvain Munaut 5c5570cd71 cores/qspi_master: Fix port type 'reg' vs 'wire' for phy_io_i 4 rokov pred
  Sylvain Munaut 786919b165 build: Remove the -relut yosys option 4 rokov pred
  Sylvain Munaut 2a099c3c7e projects: Typo in the FTDI helper python code 4 rokov pred
  Sylvain Munaut 543fbcd58f cores/hyperram: Remove nextpnr place script 4 rokov pred
  Sylvain Munaut 4cb8155dc1 projects/memtest: Import memory tester project 4 rokov pred
  Sylvain Munaut 5554f72a7d cores/hyperram: Initial import of HyperRAM controller 4 rokov pred
  Sylvain Munaut 356169ba87 cores/qspi_master: Initial import of QSPI master controller 4 rokov pred
  Sylvain Munaut 890eddb66d cores/video: Add new HDMI 4x PHY using new ice40 serdes blocks 4 rokov pred
  Sylvain Munaut caf64670e2 cores/ice40: Add support for SERDES sync signal local buffer 4 rokov pred
  Sylvain Munaut 1827bf2ea3 cores/ice40: Add the ice40 4x SERDES cores 4 rokov pred
  Sylvain Munaut f8d8427821 cores/ice40: Import architecture specific utility cores 4 rokov pred
  Sylvain Munaut 60215a80e3 build: Disable some of the iverilog warnings 4 rokov pred
  Sylvain Munaut 5699d72cdc misc: Fix vim modeline in header to be at the top 4 rokov pred
  Sylvain Munaut f9707a2ae5 cores/usb: Minor documentation syntax fixes in markdown 4 rokov pred
  Sylvain Munaut c9a5068c7d projects/riscv_usb: Cleanup some unused wires 5 rokov pred
  Sylvain Munaut f560755b26 projects/riscv_usb: Add support for the user button 5 rokov pred