doom_riscv/projects/riscv_doom/to_share_ks/riscv_doom.json

{
  "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 14.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "00000000000000000000000000000000",
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$0995edba3b5d39c0753e657c6041e4ce50627dc5\\SB_RAM40_4KNW": {
      "attributes": {
        "hdlname": "SB_RAM40_4KNW",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000001",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1977$43662": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1977.34-1977.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1979$43663": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1979.34-1979.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1985$43664": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1985.35-1985.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1989$43665": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1989.35-1989.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2659": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1977.3-1977.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2660": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1979.3-1979.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2661": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1981.3-1981.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2662": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1983.3-1983.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2663": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1985.3-1985.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2664": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1987.3-1987.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2665": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1989.3-1989.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2666": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1991.3-1991.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2667": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1993.3-1993.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1977$43662_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1977.34-1977.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1979$43663_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1979.34-1979.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1985$43664_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1985.35-1985.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1989$43665_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1989.35-1989.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "$paramod$2949a269df5c3db52940b052c0e157bca6914067\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000010000100000000000100010001000111011001000000000100000000010000000000001010101011101010001110111111101110000000000000001001000101000000000000000000100100101110111011100000010001000101000100000100000000010001000001010100000100010001101000001000000000",
        "INIT_1": "0001000101010101000001000000000000010001010101010000000001000000000100010101010100000000010000000101000101010001000100010111010100101000000010000001000101010101000001000000000000010001010101010000000001000000100000000000000000000000000000000000000000000000",
        "INIT_2": "1000001000000000000000000000000000010001000100010001000101010101000000000100000001010001010100010001000101110101000010000010101000010001010101010000010000000010000100010101010100000000010000000001000101010101000000000100000000010011011101011000010110000001",
        "INIT_3": "0000000000000000010001010000000001000100000000000100010100000000010000000100010010000010000000001010111011101000111011111110111100000000010100010100000101000010000100010001000000010101010101000100000001010011010000110100001100000000000000000100000000000000",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000111011110001000011101100000100001111001111100000111100001110",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "00"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43658": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43659": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43660": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43661": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2643": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2649": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1721.3-1721.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43658_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43659_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43660_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43661_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$3de16b38bccaf247863fc873bf23c76c0819f04d\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0100010100010101000011010000000111000011000001010100011100010101010101010101000111100111011010011100001100000101010001110001010110001101000000010000000100100111111001010110000111101011101011011110101100100001000011110000000101000001001001110000010100110111",
        "INIT_1": "0000110100000001010000110000010100001101000000010100001100000101000011010000000101000011000001010100101100000001000011010000000101000111000101010000110100000001010000110000010100001101000000010100001100000101001001110011011111100011001001111000010101010001",
        "INIT_2": "0100011100010101100001010101000111000001000001010000110100000001010000110000010101001011000000010000110100000001010001110001010100001101000000010100001100000101000011010000000101000011000001010000110100000001010000110000010100101111000000010100011100010101",
        "INIT_3": "1000010101010001100011010000000100000001001001111000110100000001000000010010011101000111000101010100010101101001000000110000011100000001001011111000110100000001001000110010000100100111001001010010001110101101110000110000011101000011000101110000001100000111",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000110111100001001111000000111000001100001111100000110000001110",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "00"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43654": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43655": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43656": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43657": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2643": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2649": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1721.3-1721.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43654_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43655_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43656_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43657_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "00"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43678": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43679": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43680": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43681": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2643": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2649": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1721.3-1721.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43678_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43679_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43680_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43681_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$7d38eb718a152176365f3bb0cbbaf0f0d310aac5\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43686": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43687": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43688": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43689": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2643": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2649": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1721.3-1721.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43686_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43687_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43688_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43689_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010001111": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010001111"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010001111",
            "T_FALL_MIN": "00000000000000000000000010001111",
            "T_FALL_TYP": "00000000000000000000000010001111",
            "T_RISE_MAX": "00000000000000000000000010001111",
            "T_RISE_MIN": "00000000000000000000000010001111",
            "T_RISE_TYP": "00000000000000000000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010111001": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010111001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010111001",
            "T_FALL_MIN": "00000000000000000000000010111001",
            "T_FALL_TYP": "00000000000000000000000010111001",
            "T_RISE_MAX": "00000000000000000000000010111001",
            "T_RISE_MIN": "00000000000000000000000010111001",
            "T_RISE_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011111100": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011111100"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111100",
            "T_FALL_MIN": "00000000000000000000000011111100",
            "T_FALL_TYP": "00000000000000000000000011111100",
            "T_RISE_MAX": "00000000000000000000000011111100",
            "T_RISE_MIN": "00000000000000000000000011111100",
            "T_RISE_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100001100": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100001100"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100001100",
            "T_FALL_MIN": "00000000000000000000000100001100",
            "T_FALL_TYP": "00000000000000000000000100001100",
            "T_RISE_MAX": "00000000000000000000000100001100",
            "T_RISE_MIN": "00000000000000000000000100001100",
            "T_RISE_TYP": "00000000000000000000000100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100100001": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100100001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100110001": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100110001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100110001",
            "T_FALL_MIN": "00000000000000000000000100110001",
            "T_FALL_TYP": "00000000000000000000000100110001",
            "T_RISE_MAX": "00000000000000000000000100110001",
            "T_RISE_MIN": "00000000000000000000000100110001",
            "T_RISE_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000110000000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000110000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000000",
            "T_FALL_MIN": "00000000000000000000000110000000",
            "T_FALL_TYP": "00000000000000000000000110000000",
            "T_RISE_MAX": "00000000000000000000000110000000",
            "T_RISE_MIN": "00000000000000000000000110000000",
            "T_RISE_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000110010100": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000110010100"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110010100",
            "T_FALL_MIN": "00000000000000000000000110010100",
            "T_FALL_TYP": "00000000000000000000000110010100",
            "T_RISE_MAX": "00000000000000000000000110010100",
            "T_RISE_MIN": "00000000000000000000000110010100",
            "T_RISE_TYP": "00000000000000000000000110010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000110101000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000110101000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110101000",
            "T_FALL_MIN": "00000000000000000000000110101000",
            "T_FALL_TYP": "00000000000000000000000110101000",
            "T_RISE_MAX": "00000000000000000000000110101000",
            "T_RISE_MIN": "00000000000000000000000110101000",
            "T_RISE_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000111110111": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000111110111"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111110111",
            "T_FALL_MIN": "00000000000000000000000111110111",
            "T_FALL_TYP": "00000000000000000000000111110111",
            "T_RISE_MAX": "00000000000000000000000111110111",
            "T_RISE_MIN": "00000000000000000000000111110111",
            "T_RISE_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000001000000101": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000001000000101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000101",
            "T_FALL_MIN": "00000000000000000000001000000101",
            "T_FALL_TYP": "00000000000000000000001000000101",
            "T_RISE_MAX": "00000000000000000000001000000101",
            "T_RISE_MIN": "00000000000000000000001000000101",
            "T_RISE_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000001000010010": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000001000010010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$44122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000010010",
            "T_FALL_MIN": "00000000000000000000001000010010",
            "T_FALL_TYP": "00000000000000000000001000010010",
            "T_RISE_MAX": "00000000000000000000001000010010",
            "T_RISE_MIN": "00000000000000000000001000010010",
            "T_RISE_TYP": "00000000000000000000001000010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "hdlname": "__ICE40_CARRY_WRAPPER",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "1",
        "LUT": "0110100110010110"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43674": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43675": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43676": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43677": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2643": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2649": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1721.3-1721.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$43674_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$43675_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$43676_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$43677_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod\\SB_LUT4\\LUT_INIT=16'1000000000000000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "SB_LUT4",
        "abc9_lut": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "1000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "$paramod\\SB_LUT4\\LUT_INIT=16'1001000000001001": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "SB_LUT4",
        "abc9_lut": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "1001000000001001"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "$paramod\\SB_LUT4\\LUT_INIT=s32'00000000000000000000010000000000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "SB_LUT4",
        "abc9_lut": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000010000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$2677": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010110",
            "T_FALL_MIN": "00000000000000000000000001100111",
            "T_FALL_TYP": "00000000000000000000000010110101",
            "T_RISE_MAX": "00000000000000000000000100010110",
            "T_RISE_MIN": "00000000000000000000000001100111",
            "T_RISE_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2359.2-2359.45"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$2678": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010100000101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000001101000010",
            "T_RISE_MAX": "00000000000000000000010011100111",
            "T_RISE_MIN": "00000000000000000000000111001110",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2361.2-2361.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$2679": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000101",
            "T_FALL_MIN": "00000000000000000000000101001110",
            "T_FALL_TYP": "00000000000000000000001001001001",
            "T_RISE_MAX": "00000000000000000000001101010000",
            "T_RISE_MIN": "00000000000000000000000100111011",
            "T_RISE_TYP": "00000000000000000000001000100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2363.2-2363.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$2680": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010010110",
            "T_FALL_MIN": "00000000000000000000000011110110",
            "T_FALL_TYP": "00000000000000000000000110101110",
            "T_RISE_MAX": "00000000000000000000001010100011",
            "T_RISE_MIN": "00000000000000000000000011111011",
            "T_RISE_TYP": "00000000000000000000000110110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2365.2-2365.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2681": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010000",
            "T_FALL_MIN": "00000000000000000000000111001001",
            "T_FALL_TYP": "00000000000000000000001100011111",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000000110110110",
            "T_RISE_TYP": "00000000000000000000001011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2367.2-2367.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2682": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001101110111",
            "T_FALL_MIN": "00000000000000000000000101001001",
            "T_FALL_TYP": "00000000000000000000001001000000",
            "T_RISE_MAX": "00000000000000000000001011100110",
            "T_RISE_MIN": "00000000000000000000000100010011",
            "T_RISE_TYP": "00000000000000000000000111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2369.2-2369.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2683": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101100110",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000011101000",
            "T_RISE_MAX": "00000000000000000000001001100001",
            "T_RISE_MIN": "00000000000000000000000011100010",
            "T_RISE_TYP": "00000000000000000000000110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2371.2-2371.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2684": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010110101",
            "T_FALL_MIN": "00000000000000000000000110111111",
            "T_FALL_TYP": "00000000000000000000001100001110",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000000110110110",
            "T_RISE_TYP": "00000000000000000000001011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2373.2-2373.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2685": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001100001101",
            "T_FALL_MIN": "00000000000000000000000100100010",
            "T_FALL_TYP": "00000000000000000000000111111011",
            "T_RISE_MAX": "00000000000000000000001010111110",
            "T_RISE_MIN": "00000000000000000000000100000101",
            "T_RISE_TYP": "00000000000000000000000111001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2375.2-2375.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2686": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001101101010",
            "T_FALL_MIN": "00000000000000000000000011100010",
            "T_FALL_TYP": "00000000000000000000000101110010",
            "T_RISE_MAX": "00000000000000000000001101011101",
            "T_RISE_MIN": "00000000000000000000000101000000",
            "T_RISE_TYP": "00000000000000000000001000101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2377.2-2377.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$2687": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001100001",
            "T_FALL_MIN": "00000000000000000000000011100010",
            "T_FALL_TYP": "00000000000000000000000110001011",
            "T_RISE_MAX": "00000000000000000000001001000111",
            "T_RISE_MIN": "00000000000000000000000011011000",
            "T_RISE_TYP": "00000000000000000000000101111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2379.2-2379.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$2688": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101101111",
            "T_FALL_MIN": "00000000000000000000001000000100",
            "T_FALL_TYP": "00000000000000000000001110000111",
            "T_RISE_MAX": "00000000000000000000010101101111",
            "T_RISE_MIN": "00000000000000000000001000000100",
            "T_RISE_TYP": "00000000000000000000001110000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2381.2-2381.61"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$2689": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000110101",
            "T_FALL_MIN": "00000000000000000000001001001110",
            "T_FALL_TYP": "00000000000000000000010000001000",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000000110100100",
            "T_RISE_TYP": "00000000000000000000001011011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2383.2-2383.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$2690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000010011010000",
            "T_LIMIT_MIN": "00000000000000000000000111001001",
            "T_LIMIT_TYP": "00000000000000000000001100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2385.2-2385.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2691": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000010000100100",
            "T_LIMIT_MIN": "00000000000000000000000110001001",
            "T_LIMIT_TYP": "00000000000000000000001010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2387.2-2387.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2692": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000010011010000",
            "T_LIMIT_MIN": "00000000000000000000000111001001",
            "T_LIMIT_TYP": "00000000000000000000001100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2388.2-2388.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2693": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000010000100100",
            "T_LIMIT_MIN": "00000000000000000000000110001001",
            "T_LIMIT_TYP": "00000000000000000000001010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2389.2-2389.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2694": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000010000100100",
            "T_LIMIT_MIN": "00000000000000000000000110001001",
            "T_LIMIT_TYP": "00000000000000000000001010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2391.2-2391.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2695": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001111101111",
            "T_LIMIT_MIN": "00000000000000000000000101110101",
            "T_LIMIT_TYP": "00000000000000000000001010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2393.2-2393.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2696": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000010000100100",
            "T_LIMIT_MIN": "00000000000000000000000110001001",
            "T_LIMIT_TYP": "00000000000000000000001010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2394.2-2394.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2697": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001111101111",
            "T_LIMIT_MIN": "00000000000000000000000101110101",
            "T_LIMIT_TYP": "00000000000000000000001010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2395.2-2395.59"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2698": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001111010100",
            "T_LIMIT_MIN": "00000000000000000000000101101100",
            "T_LIMIT_TYP": "00000000000000000000001001111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2397.2-2397.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2699": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001101011101",
            "T_LIMIT_MIN": "00000000000000000000000101000000",
            "T_LIMIT_TYP": "00000000000000000000001000101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2399.2-2399.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2700": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001111010100",
            "T_LIMIT_MIN": "00000000000000000000000101101100",
            "T_LIMIT_TYP": "00000000000000000000001001111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2400.2-2400.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2701": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001101011101",
            "T_LIMIT_MIN": "00000000000000000000000101000000",
            "T_LIMIT_TYP": "00000000000000000000001000101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2401.2-2401.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2702": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001011011000",
            "T_LIMIT_MIN": "00000000000000000000000100010111",
            "T_LIMIT_TYP": "00000000000000000000000111011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2403.2-2403.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2703": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001001000111",
            "T_LIMIT_MIN": "00000000000000000000000011011000",
            "T_LIMIT_TYP": "00000000000000000000000101111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2405.2-2405.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2704": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001011011000",
            "T_LIMIT_MIN": "00000000000000000000000100010111",
            "T_LIMIT_TYP": "00000000000000000000000111011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2406.2-2406.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2705": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001001000111",
            "T_LIMIT_MIN": "00000000000000000000000011011000",
            "T_LIMIT_TYP": "00000000000000000000000101111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2407.2-2407.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2706": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2409.2-2409.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2707": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2411.2-2411.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2708": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000010010",
            "T_LIMIT_MIN": "00000000000000000000000011000101",
            "T_LIMIT_TYP": "00000000000000000000000101011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2413.2-2413.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2709": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000010001111",
            "T_LIMIT_TYP": "00000000000000000000000011111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2415.2-2415.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2710": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000010010",
            "T_LIMIT_MIN": "00000000000000000000000011000101",
            "T_LIMIT_TYP": "00000000000000000000000101011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2416.2-2416.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2711": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001111",
            "T_LIMIT_MIN": "00000000000000000000000010000011",
            "T_LIMIT_TYP": "00000000000000000000000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2417.2-2417.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "abc9_bypass": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_bypass": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_bypass": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_bypass": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$2795": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$2796": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$2797": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$2798": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2643": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2649": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1721.3-1721.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1705$2795_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1705.33-1705.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1707$2796_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1707.34-1707.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1713$2797_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1713.34-1713.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1717$2798_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1717.34-1717.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1841$2799": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1841.33-1841.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1843$2800": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1843.35-1843.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1849$2801": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1849.34-1849.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1853$2802": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1853.34-1853.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2650": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1841.3-1841.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2651": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1843.3-1843.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2652": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1845.3-1845.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2653": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1847.3-1847.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2654": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1849.3-1849.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2655": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1851.3-1851.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2656": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1853.3-1853.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2657": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1855.3-1855.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2658": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1857.3-1857.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1841$2799_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1841.33-1841.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1843$2800_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1843.35-1843.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1849$2801_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1849.34-1849.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1853$2802_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1853.34-1853.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2113$2807": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2113.34-2113.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2115$2808": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2115.35-2115.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2121$2809": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2121.35-2121.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2125$2810": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2125.35-2125.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2668": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2113.3-2113.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2669": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2115.3-2115.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2670": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2117.3-2117.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2671": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2119.3-2119.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2672": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2121.3-2121.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2673": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2123.3-2123.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2674": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2125.3-2125.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2675": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2127.3-2127.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2676": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2129.3-2129.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2113$2807_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2113.34-2113.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2115$2808_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2115.35-2115.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2121$2809_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2121.35-2121.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2125$2810_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2125.35-2125.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1977$2803": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1977.34-1977.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1979$2804": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1979.34-1979.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1985$2805": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1985.35-1985.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1989$2806": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1989.35-1989.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2659": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000001000000101",
            "T_LIMIT_MIN": "00000000000000000000001000000101",
            "T_LIMIT_TYP": "00000000000000000000001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1977.3-1977.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2660": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110000000",
            "T_LIMIT_MIN": "00000000000000000000000110000000",
            "T_LIMIT_TYP": "00000000000000000000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1979.3-1979.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2661": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1981.3-1981.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2662": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010111001",
            "T_LIMIT_MIN": "00000000000000000000000010111001",
            "T_LIMIT_TYP": "00000000000000000000000010111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1983.3-1983.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2663": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110101000",
            "T_LIMIT_MIN": "00000000000000000000000110101000",
            "T_LIMIT_TYP": "00000000000000000000000110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1985.3-1985.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2664": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111110111",
            "T_LIMIT_MIN": "00000000000000000000000111110111",
            "T_LIMIT_TYP": "00000000000000000000000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1987.3-1987.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2665": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100110001",
            "T_LIMIT_MIN": "00000000000000000000000100110001",
            "T_LIMIT_TYP": "00000000000000000000000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1989.3-1989.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2666": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011111100",
            "T_LIMIT_MIN": "00000000000000000000000011111100",
            "T_LIMIT_TYP": "00000000000000000000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1991.3-1991.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2667": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010011011",
            "T_FALL_MIN": "00000000000000000000010010011011",
            "T_FALL_TYP": "00000000000000000000010010011011",
            "T_RISE_MAX": "00000000000000000000010010011011",
            "T_RISE_MIN": "00000000000000000000010010011011",
            "T_RISE_TYP": "00000000000000000000010010011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1993.3-1993.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1977$2803_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1977.34-1977.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1979$2804_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1979.34-1979.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1985$2805_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1985.35-1985.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1989$2806_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1989.35-1989.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
        "$specify$2712": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001100",
            "T_LIMIT_MIN": "00000000000000000000000100001100",
            "T_LIMIT_TYP": "00000000000000000000000100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2642.3-2642.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 38 ],
            "DST_EN": [ "1" ],
            "SRC": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2713": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010100",
            "T_LIMIT_MIN": "00000000000000000000000110010100",
            "T_LIMIT_TYP": "00000000000000000000000110010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2644.3-2644.42"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 38 ],
            "DST_EN": [ "1" ],
            "SRC": [ 37 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2714": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001111",
            "T_LIMIT_MIN": "00000000000000000000000010001111",
            "T_LIMIT_TYP": "00000000000000000000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2646.3-2646.38"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 38 ],
            "DST_EN": [ "1" ],
            "SRC": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2715": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001111",
            "T_LIMIT_MIN": "00000000000000000000000010001111",
            "T_LIMIT_TYP": "00000000000000000000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2648.3-2648.40"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 38 ],
            "DST_EN": [ "1" ],
            "SRC": [ 32, 33, 34, 35 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2716": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100100001",
            "T_LIMIT_MIN": "00000000000000000000000100100001",
            "T_LIMIT_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2654.3-2654.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 38 ],
            "DST_EN": [ "1" ],
            "SRC": [ 36 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2717": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011100011101",
            "T_FALL_MIN": "00000000000000000000011100011101",
            "T_FALL_TYP": "00000000000000000000011100011101",
            "T_RISE_MAX": "00000000000000000000011100011101",
            "T_RISE_MIN": "00000000000000000000011100011101",
            "T_RISE_TYP": "00000000000000000000011100011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2656.3-2656.47"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
            "EN": [ "1" ],
            "SRC": [ 38 ]
          }
        },
        "$specify$2718": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001001011",
            "T_FALL_MIN": "00000000000000000000010001001011",
            "T_FALL_TYP": "00000000000000000000010001001011",
            "T_RISE_MAX": "00000000000000000000010001001011",
            "T_RISE_MIN": "00000000000000000000010001001011",
            "T_RISE_TYP": "00000000000000000000010001001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2658.3-2658.47"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DST": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
            "EN": [ "1" ],
            "SRC": [ 40 ]
          }
        }
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "delay_toggle": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:76.1-86.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000001"
      },
      "ports": {
        "d": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:81.14-81.17"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:79.14-79.15"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:80.14-80.15"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:12.1-469.10"
      },
      "ports": {
        "spi_io": {
          "direction": "inout",
          "bits": [ 2, 3, 4, 5 ]
        },
        "spi_sck": {
          "direction": "inout",
          "bits": [ 6 ]
        },
        "spi_cs_n": {
          "direction": "inout",
          "bits": [ 7, 8 ]
        },
        "hdmi_r": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12 ]
        },
        "hdmi_g": {
          "direction": "output",
          "bits": [ 13, 14, 15, 16 ]
        },
        "hdmi_b": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20 ]
        },
        "hdmi_hsync": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "hdmi_vsync": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "hdmi_de": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "hdmi_clk": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "uart_tx": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "btn": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "rgb": {
          "direction": "output",
          "bits": [ 28, 29, 30 ]
        },
        "clk_in": {
          "direction": "input",
          "bits": [ 31 ]
        }
      },
      "cells": {
        "$flatten\\cache_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:76$4640": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000000000",
            "FORMAT": "Memory cache config :\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:76.3-76.37"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "$flatten\\cache_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:77$4641": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": " - {32:> 11d-s} ways\n",
            "PRIORITY": "11111111111111111111111111111110",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:77.3-77.34"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "$flatten\\cache_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:78$4642": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": " - {32:> 11d-s} kbytes cache\n",
            "PRIORITY": "11111111111111111111111111111101",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:78.3-78.46"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "$flatten\\cache_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:79$4643": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": " - {32:> 11d-s} bytes cache lines\n",
            "PRIORITY": "11111111111111111111111111111100",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:79.3-79.51"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "$flatten\\cache_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:80$4644": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": " - {32:> 11d-s} Mbytes address space\n",
            "PRIORITY": "11111111111111111111111111111011",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:80.3-80.66"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "$flatten\\cache_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:81$4645": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000001100000",
            "FORMAT": " - {32:> 11d-s}/{32:> 11d-s}/{32:> 11d-s} address split\n",
            "PRIORITY": "11111111111111111111111111111010",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:81.3-81.74"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "$flatten\\cache_I.\\data_ram_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:45$3675": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000010000000",
            "FORMAT": "ice40_spram_gen: ({32:> 11d-s}x{32:> 11d-s}) -> {32:> 11d-s}x{32:> 11d-s} array of SPRAM\n\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:45.3-45.103"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "$flatten\\cache_I.\\genblk1[0].tag_ram_I.$display$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:72$4453": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000001100000",
            "FORMAT": "Cache tag memory config, {32:> 11d-s} x {32:> 11d-s} x {32:> 11d-s}\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "",
            "TRG_WIDTH": "00000000000000000000000000000000"
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:72.3-72.93"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1" ],
            "TRG": [ ]
          }
        },
        "bram_I.mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0100010100010101000011010000000111000011000001010100011100010101010101010101000111100111011010011100001100000101010001110001010110001101000000010000000100100111111001010110000111101011101011011110101100100001000011110000000101000001001001110000010100110111",
            "INIT_1": "0000110100000001010000110000010100001101000000010100001100000101000011010000000101000011000001010100101100000001000011010000000101000111000101010000110100000001010000110000010100001101000000010100001100000101001001110011011111100011001001111000010101010001",
            "INIT_2": "0100011100010101100001010101000111000001000001010000110100000001010000110000010101001011000000010000110100000001010001110001010100001101000000010100001100000101000011010000000101000011000001010000110100000001010000110000010100101111000000010100011100010101",
            "INIT_3": "1000010101010001100011010000000100000001001001111000110100000001000000010010011101000111000101010100010101101001000000110000011100000001001011111000110100000001001000110010000100100111001001010010001110101101110000110000011101000011000101110000001100000111",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000110111100001001111000000111000001100001111100000110000001110",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 32, 33, 32, 33, 32, 33, 32, 33, 32, 33, 32, 33, 32, 33, 32, 33 ],
            "RADDR": [ 34, 35, 36, 37, 38, 39, 40, 41, "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
            "RE": [ "1" ],
            "WADDR": [ 34, 35, 36, 37, 38, 39, 40, 41, "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 59 ],
            "WDATA": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
            "WE": [ "1" ]
          }
        },
        "bram_I.mem.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 59 ]
          }
        },
        "bram_I.mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000010000100000000000100010001000111011001000000000100000000010000000000001010101011101010001110111111101110000000000000001001000101000000000000000000100100101110111011100000010001000101000100000100000000010001000001010100000100010001101000001000000000",
            "INIT_1": "0001000101010101000001000000000000010001010101010000000001000000000100010101010100000000010000000101000101010001000100010111010100101000000010000001000101010101000001000000000000010001010101010000000001000000100000000000000000000000000000000000000000000000",
            "INIT_2": "1000001000000000000000000000000000010001000100010001000101010101000000000100000001010001010100010001000101110101000010000010101000010001010101010000010000000010000100010101010100000000010000000001000101010101000000000100000000010011011101011000010110000001",
            "INIT_3": "0000000000000000010001010000000001000100000000000100010100000000010000000100010010000010000000001010111011101000111011111110111100000000010100010100000101000010000100010001000000010101010101000100000001010011010000110100001100000000000000000100000000000000",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000111011110001000011101100000100001111001111100000111100001110",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 76, 77, 76, 77, 76, 77, 76, 77, 76, 77, 76, 77, 76, 77, 76, 77 ],
            "RADDR": [ 34, 35, 36, 37, 38, 39, 40, 41, "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
            "RE": [ "1" ],
            "WADDR": [ 34, 35, 36, 37, 38, 39, 40, 41, "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 94 ],
            "WDATA": [ 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110 ],
            "WE": [ "1" ]
          }
        },
        "bram_I.mem.0.1_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 76 ],
            "I3": [ 77 ],
            "O": [ 94 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:220.2-224.27|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 111 ],
            "Q": [ 112 ],
            "R": [ 113 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:220.2-224.27|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 114 ],
            "Q": [ 115 ],
            "R": [ 113 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:224.15-224.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 117 ],
            "O": [ 114 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:220.2-224.27|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 118 ],
            "Q": [ 117 ],
            "R": [ 113 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 117 ],
            "I3": [ 116 ],
            "O": [ 118 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:224.15-224.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ "0" ],
            "I2": [ 112 ],
            "I3": [ 119 ],
            "O": [ 111 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:224.15-224.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 119 ],
            "I0": [ "0" ],
            "I1": [ 115 ]
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ 121 ],
            "I3": [ 122 ],
            "O": [ 113 ]
          }
        },
        "cache_I.ctrl_bus_mode_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 124 ],
            "O": [ 125 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:167.2-171.33|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 126 ],
            "Q": [ 123 ],
            "R": [ 127 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_DFFR_D_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:167.2-171.33|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 128 ],
            "Q": [ 124 ],
            "R": [ 127 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 129 ],
            "I3": [ 130 ],
            "O": [ 126 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 131 ],
            "I3": [ 132 ],
            "O": [ 128 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 134 ],
            "O": [ 131 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 136 ],
            "I2": [ 137 ],
            "I3": [ 138 ],
            "O": [ 132 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 134 ],
            "O": [ 129 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 136 ],
            "I2": [ 137 ],
            "I3": [ 138 ],
            "O": [ 130 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 140 ],
            "I2": [ 141 ],
            "I3": [ 142 ],
            "O": [ 138 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 143 ],
            "I3": [ 144 ],
            "O": [ 140 ]
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 146 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 142 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I": {
          "hide_name": 0,
          "type": "SB_SPRAM256KA",
          "parameters": {
          },
          "attributes": {
            "hdlname": "cache_I data_ram_I genblk1[0].genblk1[0].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:115.19-126.6"
          },
          "port_directions": {
            "ADDRESS": "input",
            "CHIPSELECT": "input",
            "CLOCK": "input",
            "DATAIN": "input",
            "DATAOUT": "output",
            "MASKWREN": "input",
            "POWEROFF": "input",
            "SLEEP": "input",
            "STANDBY": "input",
            "WREN": "input"
          },
          "connections": {
            "ADDRESS": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "CHIPSELECT": [ 163 ],
            "CLOCK": [ 42 ],
            "DATAIN": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179 ],
            "DATAOUT": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
            "MASKWREN": [ 196, 197, 198, 199 ],
            "POWEROFF": [ "1" ],
            "SLEEP": [ "0" ],
            "STANDBY": [ "0" ],
            "WREN": [ 200 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 201 ],
            "I1": [ 202 ],
            "I2": [ 121 ],
            "I3": [ 203 ],
            "O": [ 161 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 204 ],
            "I2": [ 205 ],
            "I3": [ 121 ],
            "O": [ 203 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 206 ],
            "I2": [ 112 ],
            "I3": [ 121 ],
            "O": [ 151 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 115 ],
            "I3": [ 121 ],
            "O": [ 150 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 208 ],
            "I2": [ 117 ],
            "I3": [ 121 ],
            "O": [ 149 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 202 ],
            "I2": [ 205 ],
            "I3": [ 121 ],
            "O": [ 162 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_CHIPSELECT_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 116 ],
            "O": [ 163 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 69 ],
            "I2": [ 210 ],
            "I3": [ 121 ],
            "O": [ 169 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 61 ],
            "I3": [ 121 ],
            "O": [ 168 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 212 ],
            "I3": [ 121 ],
            "O": [ 167 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 213 ],
            "I3": [ 121 ],
            "O": [ 166 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_14_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 68 ],
            "I3": [ 121 ],
            "O": [ 165 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 60 ],
            "I2": [ 215 ],
            "I3": [ 121 ],
            "O": [ 164 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 216 ],
            "I2": [ 100 ],
            "I3": [ 121 ],
            "O": [ 178 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 104 ],
            "I2": [ 217 ],
            "I3": [ 121 ],
            "O": [ 177 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 218 ],
            "I2": [ 96 ],
            "I3": [ 121 ],
            "O": [ 176 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 107 ],
            "I3": [ 121 ],
            "O": [ 175 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 220 ],
            "I3": [ 121 ],
            "O": [ 174 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 221 ],
            "I3": [ 121 ],
            "O": [ 173 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 222 ],
            "I3": [ 121 ],
            "O": [ 172 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 223 ],
            "I3": [ 121 ],
            "O": [ 171 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 65 ],
            "I3": [ 121 ],
            "O": [ 170 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 108 ],
            "I2": [ 225 ],
            "I3": [ 121 ],
            "O": [ 179 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 226 ],
            "O": [ 198 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 227 ],
            "O": [ 197 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 228 ],
            "I3": [ 121 ],
            "O": [ 196 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 229 ],
            "O": [ 199 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_WREN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 121 ],
            "I2": [ 231 ],
            "I3": [ 232 ],
            "O": [ 200 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I": {
          "hide_name": 0,
          "type": "SB_SPRAM256KA",
          "parameters": {
          },
          "attributes": {
            "hdlname": "cache_I data_ram_I genblk1[0].genblk1[1].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:115.19-126.6"
          },
          "port_directions": {
            "ADDRESS": "input",
            "CHIPSELECT": "input",
            "CLOCK": "input",
            "DATAIN": "input",
            "DATAOUT": "output",
            "MASKWREN": "input",
            "POWEROFF": "input",
            "SLEEP": "input",
            "STANDBY": "input",
            "WREN": "input"
          },
          "connections": {
            "ADDRESS": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "CHIPSELECT": [ 163 ],
            "CLOCK": [ 42 ],
            "DATAIN": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248 ],
            "DATAOUT": [ 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
            "MASKWREN": [ 196, 197, 198, 199 ],
            "POWEROFF": [ "1" ],
            "SLEEP": [ "0" ],
            "STANDBY": [ "0" ],
            "WREN": [ 200 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 71 ],
            "I2": [ 265 ],
            "I3": [ 121 ],
            "O": [ 238 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 266 ],
            "I3": [ 121 ],
            "O": [ 237 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 74 ],
            "I3": [ 121 ],
            "O": [ 236 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 66 ],
            "I2": [ 268 ],
            "I3": [ 121 ],
            "O": [ 235 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_14_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 70 ],
            "I2": [ 269 ],
            "I3": [ 121 ],
            "O": [ 234 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 270 ],
            "I2": [ 62 ],
            "I3": [ 121 ],
            "O": [ 233 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 271 ],
            "I3": [ 121 ],
            "O": [ 247 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 106 ],
            "I3": [ 121 ],
            "O": [ 246 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 273 ],
            "I3": [ 121 ],
            "O": [ 245 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 109 ],
            "I3": [ 121 ],
            "O": [ 244 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 275 ],
            "I3": [ 121 ],
            "O": [ 243 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 105 ],
            "I3": [ 121 ],
            "O": [ 242 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 97 ],
            "I2": [ 277 ],
            "I3": [ 121 ],
            "O": [ 241 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 278 ],
            "I2": [ 75 ],
            "I3": [ 121 ],
            "O": [ 240 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 279 ],
            "I3": [ 121 ],
            "O": [ 239 ]
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 280 ],
            "I3": [ 121 ],
            "O": [ 248 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 282 ],
            "I2": [ 148 ],
            "I3": [ 283 ],
            "O": [ 284 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 285 ],
            "I3": [ 286 ],
            "O": [ 287 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 288 ],
            "I3": [ 289 ],
            "O": [ 290 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 292 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 288 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 294 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 289 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 297 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 299 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 295 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_11_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 301 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 296 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 303 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 285 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 304 ],
            "I1": [ 305 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 286 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 307 ],
            "I2": [ 148 ],
            "I3": [ 308 ],
            "O": [ 309 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 311 ],
            "I2": [ 147 ],
            "I3": [ 141 ],
            "O": [ 308 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 312 ],
            "I3": [ 144 ],
            "O": [ 307 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 313 ],
            "I3": [ 314 ],
            "O": [ 315 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 316 ],
            "I1": [ 317 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 313 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 319 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 314 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 320 ],
            "I3": [ 321 ],
            "O": [ 322 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 323 ],
            "I1": [ 324 ],
            "I2": [ 144 ],
            "I3": [ 148 ],
            "O": [ 320 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 325 ],
            "I1": [ 326 ],
            "I2": [ 147 ],
            "I3": [ 141 ],
            "O": [ 321 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 327 ],
            "I3": [ 328 ],
            "O": [ 329 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 330 ],
            "I1": [ 331 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 327 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 333 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 328 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 334 ],
            "I3": [ 335 ],
            "O": [ 336 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 338 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 334 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 340 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 335 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 341 ],
            "I3": [ 342 ],
            "O": [ 343 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 344 ],
            "I1": [ 345 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 341 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 346 ],
            "I1": [ 347 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 342 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 348 ],
            "I3": [ 349 ],
            "O": [ 350 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 352 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 348 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 354 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 349 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 355 ],
            "I3": [ 356 ],
            "O": [ 357 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 359 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 355 ]
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_9_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 361 ],
            "I2": [ 144 ],
            "I3": [ 141 ],
            "O": [ 356 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 290 ],
            "E": [ 125 ],
            "Q": [ 362 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 357 ],
            "E": [ 125 ],
            "Q": [ 363 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 284 ],
            "E": [ 125 ],
            "Q": [ 364 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 297 ],
            "E": [ 125 ],
            "Q": [ 365 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 350 ],
            "E": [ 125 ],
            "Q": [ 366 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 343 ],
            "E": [ 125 ],
            "Q": [ 367 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 336 ],
            "E": [ 125 ],
            "Q": [ 368 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 329 ],
            "E": [ 125 ],
            "Q": [ 369 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 322 ],
            "E": [ 125 ],
            "Q": [ 370 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 315 ],
            "E": [ 125 ],
            "Q": [ 371 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 309 ],
            "E": [ 125 ],
            "Q": [ 372 ]
          }
        },
        "cache_I.ev_tag_r_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 287 ],
            "E": [ 125 ],
            "Q": [ 373 ]
          }
        },
        "cache_I.ev_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 375 ],
            "I2": [ 147 ],
            "I3": [ 376 ],
            "O": [ 377 ]
          }
        },
        "cache_I.ev_valid_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 379 ],
            "I2": [ 141 ],
            "I3": [ 148 ],
            "O": [ 376 ]
          }
        },
        "cache_I.ev_valid_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 381 ],
            "I3": [ 382 ],
            "O": [ 375 ]
          }
        },
        "cache_I.ev_valid_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 377 ],
            "E": [ 125 ],
            "Q": [ 383 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "I2": [ 379 ],
            "I3": [ 386 ],
            "O": [ 141 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "I2": [ 379 ],
            "I3": [ 386 ],
            "O": [ 148 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 388 ],
            "I2": [ 147 ],
            "I3": [ 141 ],
            "O": [ 283 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 389 ],
            "I3": [ 144 ],
            "O": [ 282 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 374 ],
            "I3": [ 144 ],
            "O": [ 147 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 374 ],
            "I3": [ 144 ],
            "O": [ 386 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 392 ],
            "I3": [ 147 ],
            "O": [ 393 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "I2": [ 379 ],
            "I3": [ 144 ],
            "O": [ 392 ]
          }
        },
        "cache_I.ev_way_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 381 ],
            "I3": [ 382 ],
            "O": [ 144 ]
          }
        },
        "cache_I.ev_way_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 386 ],
            "E": [ 125 ],
            "Q": [ 209 ]
          }
        },
        "cache_I.ev_way_r_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:347.2-354.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 393 ],
            "E": [ 125 ],
            "Q": [ 201 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 394, 395, 394, 395, 394, 395, 394, 395, 394, 395, 394, 395, 394, 395, 394, 395 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 300, 401, 319, 402, 302, 403, 330, 404, 387, 405, 326, 406, 310, 407, 339, 408 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.rd_ena_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 128 ],
            "I3": [ 126 ],
            "O": [ 400 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 394, 395, 426, 427, 394, 395, 428, 429, 394, 395, 426, 427, 394, 395, 430, 431 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 346, 432, 433, 434, 360, 435, 139, 436, 352, 437, 438, 439, 291, 440, 378, 441 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 442, 442, 443, 443, 444, 444, 445, 445, 446, 446, 447, 447, 448, 448, 449, 449 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 160 ],
            "Q": [ 416 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 159 ],
            "Q": [ 415 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 158 ],
            "Q": [ 414 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 157 ],
            "Q": [ 413 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 156 ],
            "Q": [ 412 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 155 ],
            "Q": [ 411 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 154 ],
            "Q": [ 410 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 153 ],
            "Q": [ 409 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 152 ],
            "Q": [ 426 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 125 ],
            "I2": [ 450 ],
            "I3": [ 451 ],
            "O": [ 452 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 121 ],
            "I2": [ 453 ],
            "I3": [ 454 ],
            "O": [ 455 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 433 ],
            "I2": [ 383 ],
            "I3": [ 456 ],
            "O": [ 453 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 457 ],
            "I2": [ 458 ],
            "I3": [ 459 ],
            "O": [ 454 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 438 ],
            "I2": [ 460 ],
            "I3": [ 461 ],
            "O": [ 459 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 438 ],
            "I3": [ 462 ],
            "O": [ 458 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 438 ],
            "I1": [ 433 ],
            "I2": [ 457 ],
            "I3": [ 462 ],
            "O": [ 451 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 438 ],
            "I1": [ 433 ],
            "I2": [ 383 ],
            "I3": [ 456 ],
            "O": [ 450 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_ena_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 465 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_ena_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 465 ],
            "Q": [ 417 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 456 ],
            "O": [ 466 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 125 ],
            "O": [ 467 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 457 ],
            "I1": [ 456 ],
            "I2": [ 121 ],
            "I3": [ 231 ],
            "O": [ 468 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 469 ],
            "I2": [ 470 ],
            "I3": [ 135 ],
            "O": [ 231 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 201 ],
            "O": [ 456 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 467 ],
            "Q": [ 471 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 468 ],
            "Q": [ 472 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 466 ],
            "Q": [ 473 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 473 ],
            "O": [ 395 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 473 ],
            "O": [ 394 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 471 ],
            "O": [ 431 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 471 ],
            "O": [ 430 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 472 ],
            "O": [ 429 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 472 ],
            "O": [ 428 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 121 ],
            "Q": [ 449 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 125 ],
            "Q": [ 445 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 474 ],
            "Q": [ 423 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 475 ],
            "Q": [ 419 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 476 ],
            "Q": [ 424 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 477 ],
            "Q": [ 420 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 478 ],
            "Q": [ 422 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 479 ],
            "Q": [ 418 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 452 ],
            "Q": [ 447 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 455 ],
            "Q": [ 443 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 480 ],
            "Q": [ 448 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 481 ],
            "Q": [ 444 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 482 ],
            "Q": [ 446 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 483 ],
            "Q": [ 442 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 484 ],
            "Q": [ 425 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 485 ],
            "Q": [ 421 ]
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 124 ],
            "O": [ 121 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 486, 487, 486, 487, 486, 487, 486, 487, 486, 487, 486, 487, 486, 487, 486, 487 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 298, 488, 317, 489, 304, 490, 333, 491, 281, 492, 324, 493, 306, 494, 338, 495 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 486, 487, 426, 427, 486, 487, 496, 497, 486, 487, 426, 427, 486, 487, 498, 499 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 345, 500, 385, 501, 359, 502, 145, 503, 353, 504, 384, 505, 293, 506, 379, 507 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 442, 442, 508, 508, 444, 444, 445, 445, 446, 446, 509, 509, 448, 448, 449, 449 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 125 ],
            "I2": [ 510 ],
            "I3": [ 511 ],
            "O": [ 512 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 121 ],
            "I2": [ 513 ],
            "I3": [ 514 ],
            "O": [ 515 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 385 ],
            "I2": [ 383 ],
            "I3": [ 516 ],
            "O": [ 513 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 385 ],
            "I1": [ 137 ],
            "I2": [ 517 ],
            "I3": [ 518 ],
            "O": [ 514 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "I2": [ 204 ],
            "I3": [ 461 ],
            "O": [ 511 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "I2": [ 383 ],
            "I3": [ 516 ],
            "O": [ 510 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 516 ],
            "O": [ 519 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 516 ],
            "I3": [ 125 ],
            "O": [ 520 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 204 ],
            "I1": [ 516 ],
            "I2": [ 121 ],
            "I3": [ 231 ],
            "O": [ 521 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 201 ],
            "O": [ 516 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 520 ],
            "Q": [ 522 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 521 ],
            "Q": [ 523 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 519 ],
            "Q": [ 524 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 524 ],
            "O": [ 487 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 524 ],
            "O": [ 486 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 522 ],
            "O": [ 499 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 522 ],
            "O": [ 498 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 523 ],
            "O": [ 497 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 523 ],
            "O": [ 496 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_val_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 512 ],
            "Q": [ 509 ]
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_val_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 515 ],
            "Q": [ 508 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 525, 526, 525, 526, 525, 526, 525, 526, 525, 526, 525, 526, 525, 526, 525, 526 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 299, 527, 316, 528, 305, 529, 332, 530, 388, 531, 325, 532, 311, 533, 337, 534 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 525, 526, 426, 427, 525, 526, 535, 536, 525, 526, 426, 427, 525, 526, 537, 538 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 344, 539, 391, 540, 358, 541, 146, 542, 354, 543, 390, 544, 294, 545, 374, 546 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 442, 442, 547, 547, 444, 444, 445, 445, 446, 446, 548, 548, 448, 448, 449, 449 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 125 ],
            "I2": [ 549 ],
            "I3": [ 550 ],
            "O": [ 551 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 121 ],
            "I2": [ 552 ],
            "I3": [ 553 ],
            "O": [ 554 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 205 ],
            "I2": [ 555 ],
            "I3": [ 556 ],
            "O": [ 553 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 391 ],
            "I2": [ 383 ],
            "I3": [ 557 ],
            "O": [ 552 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 390 ],
            "I2": [ 460 ],
            "I3": [ 461 ],
            "O": [ 555 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 390 ],
            "I3": [ 461 ],
            "O": [ 556 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 384 ],
            "I2": [ 460 ],
            "I3": [ 461 ],
            "O": [ 517 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 384 ],
            "I3": [ 461 ],
            "O": [ 518 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 204 ],
            "I3": [ 121 ],
            "O": [ 137 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 559 ],
            "O": [ 460 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 382 ],
            "I1": [ 433 ],
            "I2": [ 457 ],
            "I3": [ 202 ],
            "O": [ 558 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 385 ],
            "I2": [ 204 ],
            "I3": [ 205 ],
            "O": [ 559 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 205 ],
            "I3": [ 461 ],
            "O": [ 550 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 383 ],
            "I3": [ 557 ],
            "O": [ 549 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 557 ],
            "O": [ 560 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 557 ],
            "I3": [ 125 ],
            "O": [ 561 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 557 ],
            "I2": [ 121 ],
            "I3": [ 231 ],
            "O": [ 562 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 201 ],
            "O": [ 557 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 561 ],
            "Q": [ 563 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 562 ],
            "Q": [ 564 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 560 ],
            "Q": [ 565 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 565 ],
            "O": [ 526 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 565 ],
            "O": [ 525 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 563 ],
            "O": [ 538 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 563 ],
            "O": [ 537 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 564 ],
            "O": [ 536 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 564 ],
            "O": [ 535 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_val_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 551 ],
            "Q": [ 548 ]
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_val_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 554 ],
            "Q": [ 547 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 566, 567, 566, 567, 566, 567, 566, 567, 566, 567, 566, 567, 566, 567, 566, 567 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 301, 568, 318, 569, 303, 570, 331, 571, 389, 572, 323, 573, 312, 574, 340, 575 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.genblk2.genblk1.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNW",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I genblk2.genblk1.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLKE": "input",
            "WCLKN": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 566, 567, 426, 427, 566, 567, 576, 577, 566, 567, 426, 427, 566, 567, 578, 579 ],
            "RADDR": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 400 ],
            "RDATA": [ 347, 580, 382, 581, 361, 582, 143, 583, 351, 584, 380, 585, 292, 586, 381, 587 ],
            "RE": [ "1" ],
            "WADDR": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
            "WCLKE": [ 417 ],
            "WCLKN": [ 42 ],
            "WDATA": [ 442, 442, 588, 588, 444, 444, 445, 445, 446, 446, 589, 589, 448, 448, 449, 449 ],
            "WE": [ "1" ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 125 ],
            "I2": [ 590 ],
            "I3": [ 591 ],
            "O": [ 592 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 121 ],
            "I2": [ 593 ],
            "I3": [ 594 ],
            "O": [ 595 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 382 ],
            "I2": [ 383 ],
            "I3": [ 596 ],
            "O": [ 593 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 382 ],
            "I1": [ 202 ],
            "I2": [ 597 ],
            "I3": [ 598 ],
            "O": [ 594 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 460 ],
            "I3": [ 461 ],
            "O": [ 597 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 380 ],
            "I3": [ 461 ],
            "O": [ 598 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 380 ],
            "I1": [ 382 ],
            "I2": [ 202 ],
            "I3": [ 461 ],
            "O": [ 591 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 380 ],
            "I1": [ 382 ],
            "I2": [ 383 ],
            "I3": [ 596 ],
            "O": [ 590 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 596 ],
            "O": [ 599 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 596 ],
            "I3": [ 125 ],
            "O": [ 600 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 202 ],
            "I1": [ 596 ],
            "I2": [ 121 ],
            "I3": [ 231 ],
            "O": [ 601 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 201 ],
            "O": [ 596 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 600 ],
            "Q": [ 602 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 601 ],
            "Q": [ 603 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 599 ],
            "Q": [ 604 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 604 ],
            "O": [ 567 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 604 ],
            "O": [ 566 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 602 ],
            "O": [ 579 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 602 ],
            "O": [ 578 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 603 ],
            "O": [ 577 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 603 ],
            "O": [ 576 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_5_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 426 ],
            "O": [ 427 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_val_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 592 ],
            "Q": [ 589 ]
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_val_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:114.2-120.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 595 ],
            "Q": [ 588 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.agg_out_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 605 ],
            "I3": [ 606 ],
            "O": [ 457 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.agg_out_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 438 ],
            "I2": [ 457 ],
            "I3": [ 462 ],
            "O": [ 461 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.agg_out_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 202 ],
            "I3": [ 607 ],
            "O": [ 462 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk1[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk1[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 300 ],
            "I2": [ 478 ],
            "I3": [ 387 ],
            "O": [ 608 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk1[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk1[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 302 ],
            "I2": [ 476 ],
            "I3": [ 310 ],
            "O": [ 609 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk1[2].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk1[2].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 319 ],
            "I2": [ 474 ],
            "I3": [ 326 ],
            "O": [ 610 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk1[3].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk1[3].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 330 ],
            "I2": [ 484 ],
            "I3": [ 339 ],
            "O": [ 611 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk1[4].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk1[4].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 346 ],
            "I2": [ 482 ],
            "I3": [ 352 ],
            "O": [ 612 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk1[5].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk1[5].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 360 ],
            "I2": [ 480 ],
            "I3": [ 291 ],
            "O": [ 613 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk2[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk2[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 611 ],
            "I1": [ 610 ],
            "I2": [ 609 ],
            "I3": [ 608 ],
            "O": [ 606 ]
          }
        },
        "cache_I.genblk2[0].tag_match_I.genblk2[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I genblk2[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "1" ],
            "I1": [ 378 ],
            "I2": [ 613 ],
            "I3": [ 612 ],
            "O": [ 605 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.agg_out_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 614 ],
            "I3": [ 615 ],
            "O": [ 204 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk1[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk1[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 298 ],
            "I2": [ 478 ],
            "I3": [ 281 ],
            "O": [ 616 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk1[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk1[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 304 ],
            "I2": [ 476 ],
            "I3": [ 306 ],
            "O": [ 617 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk1[2].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk1[2].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 317 ],
            "I2": [ 474 ],
            "I3": [ 324 ],
            "O": [ 618 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk1[3].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk1[3].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 333 ],
            "I2": [ 484 ],
            "I3": [ 338 ],
            "O": [ 619 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk1[4].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk1[4].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 345 ],
            "I2": [ 482 ],
            "I3": [ 353 ],
            "O": [ 620 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk1[5].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk1[5].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 359 ],
            "I2": [ 480 ],
            "I3": [ 293 ],
            "O": [ 621 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk2[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk2[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 618 ],
            "I2": [ 617 ],
            "I3": [ 616 ],
            "O": [ 615 ]
          }
        },
        "cache_I.genblk2[1].tag_match_I.genblk2[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I genblk2[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "1" ],
            "I1": [ 379 ],
            "I2": [ 621 ],
            "I3": [ 620 ],
            "O": [ 614 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.agg_out_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 622 ],
            "I3": [ 623 ],
            "O": [ 205 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk1[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk1[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 299 ],
            "I2": [ 478 ],
            "I3": [ 388 ],
            "O": [ 624 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk1[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk1[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 305 ],
            "I2": [ 476 ],
            "I3": [ 311 ],
            "O": [ 625 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk1[2].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk1[2].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 316 ],
            "I2": [ 474 ],
            "I3": [ 325 ],
            "O": [ 626 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk1[3].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk1[3].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 332 ],
            "I2": [ 484 ],
            "I3": [ 337 ],
            "O": [ 627 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk1[4].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk1[4].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 344 ],
            "I2": [ 482 ],
            "I3": [ 354 ],
            "O": [ 628 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk1[5].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk1[5].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 358 ],
            "I2": [ 480 ],
            "I3": [ 294 ],
            "O": [ 629 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk2[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk2[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 627 ],
            "I1": [ 626 ],
            "I2": [ 625 ],
            "I3": [ 624 ],
            "O": [ 623 ]
          }
        },
        "cache_I.genblk2[2].tag_match_I.genblk2[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I genblk2[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "1" ],
            "I1": [ 374 ],
            "I2": [ 629 ],
            "I3": [ 628 ],
            "O": [ 622 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.agg_out_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 630 ],
            "I3": [ 631 ],
            "O": [ 202 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.agg_out_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 390 ],
            "I2": [ 204 ],
            "I3": [ 205 ],
            "O": [ 607 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk1[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk1[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 301 ],
            "I2": [ 478 ],
            "I3": [ 389 ],
            "O": [ 632 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk1[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk1[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 303 ],
            "I2": [ 476 ],
            "I3": [ 312 ],
            "O": [ 633 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk1[2].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk1[2].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 318 ],
            "I2": [ 474 ],
            "I3": [ 323 ],
            "O": [ 634 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk1[3].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk1[3].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 331 ],
            "I2": [ 484 ],
            "I3": [ 340 ],
            "O": [ 635 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk1[4].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk1[4].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 347 ],
            "I2": [ 482 ],
            "I3": [ 351 ],
            "O": [ 636 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk1[5].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk1[5].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:53.6-59.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 361 ],
            "I2": [ 480 ],
            "I3": [ 292 ],
            "O": [ 637 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk2[0].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk2[0].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 635 ],
            "I1": [ 634 ],
            "I2": [ 633 ],
            "I3": [ 632 ],
            "O": [ 631 ]
          }
        },
        "cache_I.genblk2[3].tag_match_I.genblk2[1].lut_cmp_I": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I genblk2[1].lut_cmp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:74.6-80.5"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "1" ],
            "I1": [ 381 ],
            "I2": [ 637 ],
            "I3": [ 636 ],
            "O": [ 630 ]
          }
        },
        "cache_I.lu_hit_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:503.2-510.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 464 ],
            "Q": [ 638 ],
            "R": [ 127 ]
          }
        },
        "cache_I.lu_hit_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 135 ],
            "I3": [ 232 ],
            "O": [ 464 ]
          }
        },
        "cache_I.mi_ready_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 639 ],
            "Q": [ 133 ]
          }
        },
        "cache_I.mi_rlast_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:63.4-64.22|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 640 ],
            "Q": [ 641 ]
          }
        },
        "cache_I.mi_rlast_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 641 ],
            "I2": [ 123 ],
            "I3": [ 124 ],
            "O": [ 134 ]
          }
        },
        "cache_I.mi_rlast_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 230 ],
            "I3": [ 641 ],
            "O": [ 642 ]
          }
        },
        "cache_I.mi_rlast_SB_LUT4_I3_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:64.4-68.60|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 643 ],
            "E": [ 644 ],
            "Q": [ 645 ],
            "R": [ 127 ]
          }
        },
        "cache_I.mi_rstb_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:63.4-64.22|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 646 ],
            "Q": [ 230 ]
          }
        },
        "cache_I.mi_rstb_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 133 ],
            "I2": [ 647 ],
            "I3": [ 122 ],
            "O": [ 116 ]
          }
        },
        "cache_I.mi_rstb_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 124 ],
            "O": [ 647 ]
          }
        },
        "cache_I.mi_wlast_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 648 ],
            "E": [ 649 ],
            "Q": [ 120 ],
            "R": [ 133 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ "1" ],
            "I3": [ 650 ],
            "O": [ 648 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 651 ],
            "CO": [ 650 ],
            "I0": [ 652 ],
            "I1": [ "1" ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 653 ],
            "I2": [ "1" ],
            "I3": [ 654 ],
            "O": [ 655 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 656 ],
            "I2": [ "1" ],
            "I3": [ 657 ],
            "O": [ 658 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 654 ],
            "CO": [ 657 ],
            "I0": [ 653 ],
            "I1": [ "1" ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 659 ],
            "I2": [ "1" ],
            "I3": [ 660 ],
            "O": [ 661 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 657 ],
            "CO": [ 660 ],
            "I0": [ 656 ],
            "I1": [ "1" ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 662 ],
            "I2": [ "1" ],
            "I3": [ 663 ],
            "O": [ 664 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 660 ],
            "CO": [ 663 ],
            "I0": [ 659 ],
            "I1": [ "1" ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ "1" ],
            "I3": [ 666 ],
            "O": [ 667 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 663 ],
            "CO": [ 666 ],
            "I0": [ 662 ],
            "I1": [ "1" ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 652 ],
            "I2": [ "1" ],
            "I3": [ 651 ],
            "O": [ 668 ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 666 ],
            "CO": [ 651 ],
            "I0": [ 665 ],
            "I1": [ "1" ]
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 654 ],
            "O": [ 669 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 670 ],
            "E": [ 400 ],
            "Q": [ 480 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 671 ],
            "E": [ 400 ],
            "Q": [ 481 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 672 ],
            "E": [ 400 ],
            "Q": [ 478 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 673 ],
            "E": [ 400 ],
            "Q": [ 479 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 399 ],
            "E": [ 400 ],
            "Q": [ 160 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 398 ],
            "E": [ 400 ],
            "Q": [ 159 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 397 ],
            "E": [ 400 ],
            "Q": [ 158 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 396 ],
            "E": [ 400 ],
            "Q": [ 157 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 41 ],
            "E": [ 400 ],
            "Q": [ 156 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 40 ],
            "E": [ 400 ],
            "Q": [ 155 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 39 ],
            "E": [ 400 ],
            "Q": [ 154 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 38 ],
            "E": [ 400 ],
            "Q": [ 153 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 674 ],
            "E": [ 400 ],
            "Q": [ 482 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 37 ],
            "E": [ 400 ],
            "Q": [ 152 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 36 ],
            "E": [ 400 ],
            "Q": [ 206 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 35 ],
            "E": [ 400 ],
            "Q": [ 207 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 34 ],
            "E": [ 400 ],
            "Q": [ 208 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 675 ],
            "E": [ 400 ],
            "Q": [ 483 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 676 ],
            "E": [ 400 ],
            "Q": [ 484 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 677 ],
            "E": [ 400 ],
            "Q": [ 485 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 678 ],
            "E": [ 400 ],
            "Q": [ 474 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 679 ],
            "E": [ 400 ],
            "Q": [ 475 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 680 ],
            "E": [ 400 ],
            "Q": [ 476 ]
          }
        },
        "cache_I.req_addr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:237.2-239.29|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 681 ],
            "E": [ 400 ],
            "Q": [ 477 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 682 ],
            "I2": [ 683 ],
            "I3": [ 684 ],
            "O": [ 673 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 686 ],
            "I3": [ 684 ],
            "O": [ 672 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 687 ],
            "I2": [ 688 ],
            "I3": [ 684 ],
            "O": [ 671 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 689 ],
            "I2": [ 690 ],
            "I3": [ 684 ],
            "O": [ 670 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 691 ],
            "I2": [ 692 ],
            "I3": [ 684 ],
            "O": [ 41 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 693 ],
            "I2": [ 694 ],
            "I3": [ 684 ],
            "O": [ 40 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 695 ],
            "I2": [ 696 ],
            "I3": [ 684 ],
            "O": [ 39 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 697 ],
            "I2": [ 698 ],
            "I3": [ 684 ],
            "O": [ 38 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 700 ],
            "I3": [ 684 ],
            "O": [ 37 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 701 ],
            "I1": [ 702 ],
            "I2": [ 684 ],
            "I3": [ 703 ],
            "O": [ 36 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 704 ],
            "I1": [ 702 ],
            "I2": [ 684 ],
            "I3": [ 705 ],
            "O": [ 35 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 706 ],
            "I1": [ 702 ],
            "I2": [ 684 ],
            "I3": [ 707 ],
            "O": [ 34 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 708 ],
            "I2": [ 709 ],
            "I3": [ 684 ],
            "O": [ 681 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 710 ],
            "I2": [ 711 ],
            "I3": [ 684 ],
            "O": [ 399 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 712 ],
            "I2": [ 713 ],
            "I3": [ 684 ],
            "O": [ 398 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 714 ],
            "I2": [ 715 ],
            "I3": [ 684 ],
            "O": [ 397 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 684 ],
            "O": [ 396 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 718 ],
            "I2": [ 719 ],
            "I3": [ 684 ],
            "O": [ 680 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 720 ],
            "I2": [ 721 ],
            "I3": [ 684 ],
            "O": [ 679 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 722 ],
            "I2": [ 723 ],
            "I3": [ 684 ],
            "O": [ 678 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 725 ],
            "I3": [ 684 ],
            "O": [ 677 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 726 ],
            "I2": [ 727 ],
            "I3": [ 684 ],
            "O": [ 676 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 728 ],
            "I2": [ 729 ],
            "I3": [ 684 ],
            "O": [ 675 ]
          }
        },
        "cache_I.req_addr_pre_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 730 ],
            "I2": [ 731 ],
            "I3": [ 684 ],
            "O": [ 674 ]
          }
        },
        "cache_bus_I.ctrl_is_cache_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:175.2-184.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 732 ],
            "E": [ 733 ],
            "Q": [ 734 ]
          }
        },
        "cache_bus_I.ctrl_is_cache_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 736 ],
            "I2": [ 737 ],
            "I3": [ 738 ],
            "O": [ 732 ]
          }
        },
        "cache_bus_I.ctrl_is_dbus_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:175.2-184.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 739 ],
            "E": [ 733 ],
            "Q": [ 702 ]
          }
        },
        "cache_bus_I.ctrl_is_dbus_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 740 ],
            "I3": [ 738 ],
            "O": [ 739 ]
          }
        },
        "cache_bus_I.ctrl_is_dbus_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 733 ],
            "I2": [ 702 ],
            "I3": [ 738 ],
            "O": [ 684 ]
          }
        },
        "cache_bus_I.ctrl_is_ibus_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:175.2-184.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 738 ],
            "E": [ 733 ],
            "Q": [ 741 ]
          }
        },
        "cache_bus_I.ctrl_is_io_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:175.2-184.5|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 735 ],
            "E": [ 733 ],
            "Q": [ 742 ],
            "R": [ 738 ]
          }
        },
        "cache_bus_I.ctrl_is_ram_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:175.2-184.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 743 ],
            "E": [ 733 ],
            "Q": [ 744 ]
          }
        },
        "cache_bus_I.ctrl_is_ram_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 736 ],
            "I2": [ 737 ],
            "I3": [ 738 ],
            "O": [ 743 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 745 ],
            "I3": [ 746 ],
            "O": [ 747 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 748 ],
            "I3": [ 749 ],
            "O": [ 750 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 751 ],
            "I3": [ 752 ],
            "O": [ 753 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 754 ],
            "I3": [ 755 ],
            "O": [ 756 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 757 ],
            "I3": [ 758 ],
            "O": [ 759 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 760 ],
            "I3": [ 761 ],
            "O": [ 762 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 763 ],
            "I3": [ 764 ],
            "O": [ 765 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 766 ],
            "I3": [ 767 ],
            "O": [ 768 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 769 ],
            "I3": [ 770 ],
            "O": [ 771 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 772 ],
            "I3": [ 773 ],
            "O": [ 774 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 775 ],
            "I3": [ 776 ],
            "O": [ 777 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 778 ],
            "I3": [ 779 ],
            "O": [ 780 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 781 ],
            "I3": [ 782 ],
            "O": [ 783 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 784 ],
            "I3": [ 785 ],
            "O": [ 786 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 787 ],
            "I3": [ 788 ],
            "O": [ 789 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 790 ],
            "I3": [ 791 ],
            "O": [ 792 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 793 ],
            "I3": [ 794 ],
            "O": [ 795 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 796 ],
            "I3": [ 797 ],
            "O": [ 798 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 799 ],
            "I3": [ 800 ],
            "O": [ 801 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 802 ],
            "I3": [ 803 ],
            "O": [ 804 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 805 ],
            "I3": [ 806 ],
            "O": [ 807 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 808 ],
            "I3": [ 809 ],
            "O": [ 810 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 811 ],
            "I3": [ 812 ],
            "O": [ 813 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 814 ],
            "I3": [ 815 ],
            "O": [ 816 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 817 ],
            "I3": [ 818 ],
            "O": [ 819 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 820 ],
            "I3": [ 821 ],
            "O": [ 822 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 823 ],
            "I3": [ 824 ],
            "O": [ 825 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 826 ],
            "I3": [ 827 ],
            "O": [ 828 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 829 ],
            "I3": [ 830 ],
            "O": [ 831 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 832 ],
            "I3": [ 833 ],
            "O": [ 834 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 835 ],
            "I3": [ 836 ],
            "O": [ 837 ]
          }
        },
        "cache_bus_I.d_wb_dat_miso_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 838 ],
            "I3": [ 839 ],
            "O": [ 840 ]
          }
        },
        "cache_bus_I.i_axi_ar_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 841 ],
            "I3": [ 842 ],
            "O": [ 738 ]
          }
        },
        "cache_bus_I.i_axi_r_valid_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 843 ],
            "Q": [ 844 ]
          }
        },
        "cache_bus_I.i_axi_r_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 845 ],
            "I1": [ 741 ],
            "I2": [ 734 ],
            "I3": [ 638 ],
            "O": [ 843 ]
          }
        },
        "cache_bus_I.ib_addr_cnt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:221.2-222.30|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 703 ],
            "Q": [ 846 ]
          }
        },
        "cache_bus_I.ib_addr_cnt_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:221.2-222.30|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 705 ],
            "Q": [ 847 ]
          }
        },
        "cache_bus_I.ib_addr_cnt_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:221.2-222.30|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 707 ],
            "Q": [ 848 ]
          }
        },
        "cache_bus_I.ib_addr_cnt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 846 ],
            "I2": [ 847 ],
            "I3": [ 848 ],
            "O": [ 849 ]
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 846 ],
            "I2": [ "0" ],
            "I3": [ 850 ],
            "O": [ 703 ]
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 848 ],
            "I2": [ 851 ],
            "I3": [ "0" ],
            "O": [ 707 ]
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 853 ],
            "I2": [ 854 ],
            "I3": [ 638 ],
            "O": [ 851 ]
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 847 ],
            "I2": [ "0" ],
            "I3": [ 855 ],
            "O": [ 705 ]
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 855 ],
            "I0": [ 848 ],
            "I1": [ 851 ]
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 855 ],
            "CO": [ 850 ],
            "I0": [ 847 ],
            "I1": [ "0" ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 856 ],
            "Q": [ 832 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 857 ],
            "Q": [ 835 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 858 ],
            "Q": [ 775 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 859 ],
            "Q": [ 778 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 860 ],
            "Q": [ 787 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 861 ],
            "Q": [ 790 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 862 ],
            "Q": [ 793 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 863 ],
            "Q": [ 796 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 864 ],
            "Q": [ 799 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 865 ],
            "Q": [ 802 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 866 ],
            "Q": [ 805 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 867 ],
            "Q": [ 808 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 868 ],
            "Q": [ 751 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 869 ],
            "Q": [ 811 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 870 ],
            "Q": [ 817 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 871 ],
            "Q": [ 745 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 872 ],
            "Q": [ 748 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 873 ],
            "Q": [ 781 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 874 ],
            "Q": [ 814 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 875 ],
            "Q": [ 823 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 876 ],
            "Q": [ 826 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 877 ],
            "Q": [ 829 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 878 ],
            "Q": [ 838 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 879 ],
            "Q": [ 754 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 880 ],
            "Q": [ 784 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 881 ],
            "Q": [ 820 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 882 ],
            "Q": [ 757 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 883 ],
            "Q": [ 760 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 884 ],
            "Q": [ 763 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 885 ],
            "Q": [ 766 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 886 ],
            "Q": [ 769 ]
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:198.2-204.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 887 ],
            "Q": [ 772 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 181 ],
            "I3": [ 744 ],
            "O": [ 785 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 182 ],
            "I3": [ 744 ],
            "O": [ 839 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 187 ],
            "I2": [ 56 ],
            "I3": [ 744 ],
            "O": [ 812 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 46 ],
            "I2": [ 253 ],
            "I3": [ 744 ],
            "O": [ 809 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 254 ],
            "I2": [ 54 ],
            "I3": [ 744 ],
            "O": [ 806 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 50 ],
            "I2": [ 255 ],
            "I3": [ 744 ],
            "O": [ 803 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 256 ],
            "I2": [ 58 ],
            "I3": [ 744 ],
            "O": [ 800 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 188 ],
            "I2": [ 78 ],
            "I3": [ 744 ],
            "O": [ 797 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 86 ],
            "I2": [ 189 ],
            "I3": [ 744 ],
            "O": [ 794 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 190 ],
            "I2": [ 82 ],
            "I3": [ 744 ],
            "O": [ 791 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 90 ],
            "I2": [ 191 ],
            "I3": [ 744 ],
            "O": [ 788 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 80 ],
            "I2": [ 257 ],
            "I3": [ 744 ],
            "O": [ 779 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 55 ],
            "I3": [ 744 ],
            "O": [ 830 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 88 ],
            "I3": [ 744 ],
            "O": [ 776 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 259 ],
            "I2": [ 84 ],
            "I3": [ 744 ],
            "O": [ 773 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 92 ],
            "I2": [ 260 ],
            "I3": [ 744 ],
            "O": [ 770 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 79 ],
            "I3": [ 744 ],
            "O": [ 767 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 193 ],
            "I2": [ 87 ],
            "I3": [ 744 ],
            "O": [ 764 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 83 ],
            "I2": [ 194 ],
            "I3": [ 744 ],
            "O": [ 761 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 91 ],
            "I2": [ 195 ],
            "I3": [ 744 ],
            "O": [ 758 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 81 ],
            "I2": [ 261 ],
            "I3": [ 744 ],
            "O": [ 755 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 262 ],
            "I2": [ 89 ],
            "I3": [ 744 ],
            "O": [ 752 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 263 ],
            "I2": [ 85 ],
            "I3": [ 744 ],
            "O": [ 836 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 45 ],
            "I3": [ 744 ],
            "O": [ 827 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 93 ],
            "I2": [ 264 ],
            "I3": [ 744 ],
            "O": [ 833 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 744 ],
            "I3": [ 180 ],
            "O": [ 821 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 250 ],
            "I3": [ 744 ],
            "O": [ 824 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 251 ],
            "I3": [ 744 ],
            "O": [ 815 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 57 ],
            "I3": [ 744 ],
            "O": [ 782 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 44 ],
            "I3": [ 744 ],
            "O": [ 749 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 185 ],
            "I2": [ 52 ],
            "I3": [ 744 ],
            "O": [ 746 ]
          }
        },
        "cache_bus_I.rdata_mux_i_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 186 ],
            "I2": [ 48 ],
            "I3": [ 744 ],
            "O": [ 818 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:268.2-269.93|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 888 ],
            "Q": [ 889 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 890 ],
            "I2": [ 891 ],
            "I3": [ 892 ],
            "O": [ 888 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 893 ],
            "I1": [ 894 ],
            "I2": [ 733 ],
            "I3": [ 891 ],
            "O": [ 895 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 896 ],
            "I1": [ 897 ],
            "I2": [ 898 ],
            "I3": [ 899 ],
            "O": [ 892 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 900 ],
            "I2": [ 901 ],
            "I3": [ 902 ],
            "O": [ 890 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 903 ],
            "I2": [ 904 ],
            "I3": [ 905 ],
            "O": [ 891 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 906 ],
            "I2": [ 907 ],
            "I3": [ 903 ],
            "O": [ 901 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 845 ],
            "I2": [ 734 ],
            "I3": [ 849 ],
            "O": [ 907 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 906 ],
            "I1": [ 733 ],
            "I2": [ 638 ],
            "I3": [ 738 ],
            "O": [ 900 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 733 ],
            "I2": [ 740 ],
            "I3": [ 908 ],
            "O": [ 902 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 845 ],
            "I2": [ 734 ],
            "I3": [ 849 ],
            "O": [ 903 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 853 ],
            "I2": [ 909 ],
            "I3": [ 908 ],
            "O": [ 905 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 906 ],
            "I2": [ 638 ],
            "I3": [ 907 ],
            "O": [ 909 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 845 ],
            "I1": [ 906 ],
            "I2": [ 849 ],
            "I3": [ 908 ],
            "O": [ 910 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 906 ],
            "I1": [ 854 ],
            "I2": [ 638 ],
            "I3": [ 910 ],
            "O": [ 899 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 736 ],
            "I2": [ 854 ],
            "I3": [ 740 ],
            "O": [ 896 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 737 ],
            "I2": [ 733 ],
            "I3": [ 738 ],
            "O": [ 897 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 638 ],
            "I2": [ 911 ],
            "I3": [ 912 ],
            "O": [ 908 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 913 ],
            "I2": [ 914 ],
            "I3": [ 915 ],
            "O": [ 912 ]
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 916 ],
            "I1": [ 845 ],
            "I2": [ 906 ],
            "I3": [ 733 ],
            "O": [ 915 ]
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 845 ],
            "I1": [ 889 ],
            "I2": [ 734 ],
            "I3": [ 917 ],
            "O": [ 135 ]
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:503.2-510.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 918 ],
            "Q": [ 917 ],
            "R": [ 127 ]
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_I3_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 135 ],
            "I3": [ 232 ],
            "O": [ 918 ]
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 204 ],
            "I2": [ 121 ],
            "I3": [ 136 ],
            "O": [ 232 ]
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 457 ],
            "I2": [ 202 ],
            "I3": [ 205 ],
            "O": [ 136 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 919 ],
            "Q": [ 916 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 920 ],
            "Q": [ 845 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 921 ],
            "Q": [ 470 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 921 ],
            "I2": [ 920 ],
            "I3": [ 919 ],
            "O": [ 922 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1_O_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:130.2-134.23|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 923 ],
            "Q": [ 852 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1_O_SB_DFF_D_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:130.2-134.23|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 924 ],
            "Q": [ 853 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1_O_SB_DFF_D_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:130.2-134.23|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 922 ],
            "Q": [ 854 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 925 ],
            "I2": [ 926 ],
            "I3": [ 919 ],
            "O": [ 924 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 925 ],
            "I2": [ 927 ],
            "I3": [ 920 ],
            "O": [ 923 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 928 ],
            "I2": [ 929 ],
            "I3": [ 930 ],
            "O": [ 921 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 906 ],
            "I2": [ 928 ],
            "I3": [ 931 ],
            "O": [ 927 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 127 ],
            "I2": [ 932 ],
            "I3": [ 897 ],
            "O": [ 920 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 845 ],
            "I1": [ 906 ],
            "I2": [ 638 ],
            "I3": [ 849 ],
            "O": [ 932 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 638 ],
            "O": [ 928 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 737 ],
            "I2": [ 733 ],
            "I3": [ 738 ],
            "O": [ 931 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 853 ],
            "I1": [ 740 ],
            "I2": [ 929 ],
            "I3": [ 898 ],
            "O": [ 904 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 735 ],
            "I2": [ 736 ],
            "I3": [ 740 ],
            "O": [ 929 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 736 ],
            "I2": [ 740 ],
            "I3": [ 930 ],
            "O": [ 926 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 933 ],
            "O": [ 919 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 903 ],
            "O": [ 925 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 740 ],
            "I2": [ 911 ],
            "I3": [ 898 ],
            "O": [ 933 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 127 ],
            "I2": [ 733 ],
            "I3": [ 738 ],
            "O": [ 930 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 925 ],
            "Q": [ 913 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 926 ],
            "Q": [ 914 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 927 ],
            "Q": [ 906 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 934 ],
            "Q": [ 733 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 740 ],
            "I2": [ 930 ],
            "I3": [ 935 ],
            "O": [ 934 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 845 ],
            "I1": [ 734 ],
            "I2": [ 849 ],
            "I3": [ 936 ],
            "O": [ 935 ]
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 913 ],
            "I2": [ 914 ],
            "I3": [ 937 ],
            "O": [ 936 ]
          }
        },
        "cache_bus_I.wb_ack_i_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:291.2-292.23|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 938 ],
            "Q": [ 939 ]
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 916 ],
            "I1": [ 470 ],
            "I2": [ 939 ],
            "I3": [ 638 ],
            "O": [ 937 ]
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I2_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 940 ],
            "Q": [ 740 ],
            "R": [ 127 ]
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I2_O_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111001101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 740 ],
            "I2": [ 937 ],
            "I3": [ 941 ],
            "O": [ 940 ]
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 740 ],
            "O": [ 942 ]
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 939 ],
            "O": [ 911 ]
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 733 ],
            "I3": [ 738 ],
            "O": [ 898 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 943 ],
            "E": [ 944 ],
            "Q": [ 945 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 946 ],
            "E": [ 944 ],
            "Q": [ 947 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 948 ],
            "E": [ 944 ],
            "Q": [ 949 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 950 ],
            "E": [ 944 ],
            "Q": [ 951 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 952 ],
            "E": [ 944 ],
            "Q": [ 953 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 954 ],
            "E": [ 944 ],
            "Q": [ 955 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 956 ],
            "E": [ 944 ],
            "Q": [ 957 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 958 ],
            "E": [ 944 ],
            "Q": [ 959 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 960 ],
            "E": [ 944 ],
            "Q": [ 961 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 962 ],
            "E": [ 944 ],
            "Q": [ 963 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 964 ],
            "E": [ 944 ],
            "Q": [ 965 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 966 ],
            "E": [ 944 ],
            "Q": [ 967 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 968 ],
            "E": [ 944 ],
            "Q": [ 969 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 970 ],
            "E": [ 944 ],
            "Q": [ 971 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 972 ],
            "E": [ 944 ],
            "Q": [ 973 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 974 ],
            "E": [ 944 ],
            "Q": [ 975 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 976 ],
            "E": [ 944 ],
            "Q": [ 977 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 978 ],
            "E": [ 944 ],
            "Q": [ 979 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 980 ],
            "E": [ 944 ],
            "Q": [ 981 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 982 ],
            "E": [ 944 ],
            "Q": [ 983 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 984 ],
            "E": [ 944 ],
            "Q": [ 985 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 986 ],
            "E": [ 944 ],
            "Q": [ 987 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 988 ],
            "E": [ 944 ],
            "Q": [ 989 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 990 ],
            "E": [ 944 ],
            "Q": [ 991 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 992 ],
            "E": [ 944 ],
            "Q": [ 993 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 994 ],
            "E": [ 944 ],
            "Q": [ 995 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 996 ],
            "E": [ 944 ],
            "Q": [ 997 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 998 ],
            "E": [ 944 ],
            "Q": [ 999 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1000 ],
            "E": [ 944 ],
            "Q": [ 1001 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1002 ],
            "E": [ 944 ],
            "Q": [ 1003 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1004 ],
            "E": [ 944 ],
            "Q": [ 1005 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1006 ],
            "E": [ 944 ],
            "Q": [ 1007 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1008 ],
            "Q": [ 1009 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1010 ],
            "Q": [ 1011 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1012 ],
            "Q": [ 1013 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1014 ],
            "I3": [ 1015 ],
            "O": [ 1010 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1016 ],
            "Q": [ 1014 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 1017 ],
            "I2": [ 1018 ],
            "I3": [ 1015 ],
            "O": [ 1016 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1019 ],
            "Q": [ 1017 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1017 ],
            "I2": [ 1020 ],
            "I3": [ 1015 ],
            "O": [ 1019 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1021 ],
            "Q": [ 1008 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1022 ],
            "I2": [ 1018 ],
            "I3": [ 1023 ],
            "O": [ 1021 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1008 ],
            "I2": [ 1022 ],
            "I3": [ 1024 ],
            "O": [ 1025 ]
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1008 ],
            "O": [ 1026 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1027 ],
            "Q": [ 1028 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1028 ],
            "I1": [ 1029 ],
            "I2": [ 1030 ],
            "I3": [ 1031 ],
            "O": [ 1032 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1033 ],
            "I1": [ 1034 ],
            "I2": [ 1035 ],
            "I3": [ 1036 ],
            "O": [ 1031 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1037 ],
            "I3": [ 1038 ],
            "O": [ 1030 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_I2_SB_LUT4_O_1_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1039 ],
            "E": [ 1040 ],
            "Q": [ 1038 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1041 ],
            "I1": [ 1042 ],
            "I2": [ 1043 ],
            "I3": [ 1044 ],
            "O": [ 1045 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1046 ],
            "Q": [ 1044 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1047 ],
            "I2": [ 1048 ],
            "I3": [ 1039 ],
            "O": [ 1046 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1049 ],
            "I1": [ 1009 ],
            "I2": [ 1050 ],
            "I3": [ 1051 ],
            "O": [ 1048 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1044 ],
            "I2": [ 1049 ],
            "I3": [ 1052 ],
            "O": [ 1053 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110001011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 1047 ],
            "I2": [ 1054 ],
            "I3": [ 1053 ],
            "O": [ 1055 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1044 ],
            "I3": [ 1025 ],
            "O": [ 1051 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1055 ],
            "Q": [ 1049 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1028 ],
            "I2": [ 1009 ],
            "I3": [ 1025 ],
            "O": [ 1027 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1056 ],
            "Q": [ 1057 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1057 ],
            "I2": [ 1009 ],
            "I3": [ 1025 ],
            "O": [ 1056 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1057 ],
            "I3": [ 1029 ],
            "O": [ 1058 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_LUT4_I2_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1059 ],
            "E": [ 1040 ],
            "Q": [ 1060 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1061 ],
            "I1": [ 1062 ],
            "I2": [ 1034 ],
            "I3": [ 1043 ],
            "O": [ 1063 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1064 ],
            "Q": [ 1062 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1065 ],
            "Q": [ 1066 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1067 ],
            "Q": [ 1068 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1069 ],
            "Q": [ 1070 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1071 ],
            "Q": [ 1072 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1073 ],
            "Q": [ 1074 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1075 ],
            "Q": [ 1076 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1077 ],
            "Q": [ 1078 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1079 ],
            "Q": [ 1080 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1081 ],
            "Q": [ 1082 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1083 ],
            "Q": [ 1084 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1085 ],
            "Q": [ 1086 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1087 ],
            "Q": [ 1088 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1089 ],
            "Q": [ 1090 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1091 ],
            "Q": [ 1092 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1093 ],
            "Q": [ 1094 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1095 ],
            "Q": [ 1096 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1097 ],
            "Q": [ 1098 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1099 ],
            "Q": [ 1100 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1101 ],
            "Q": [ 1102 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1103 ],
            "Q": [ 1104 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1105 ],
            "Q": [ 1041 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1106 ],
            "Q": [ 1107 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1108 ],
            "Q": [ 1109 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1110 ],
            "Q": [ 1111 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1112 ],
            "Q": [ 1113 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1114 ],
            "Q": [ 1115 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1116 ],
            "Q": [ 1117 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1118 ],
            "Q": [ 1119 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1120 ],
            "Q": [ 1121 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1122 ],
            "Q": [ 1123 ]
          }
        },
        "cpu_I.CsrPlugin_mepc_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1124 ],
            "Q": [ 1125 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1039 ],
            "Q": [ 1126 ],
            "R": [ 1127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1126 ],
            "I1": [ 1128 ],
            "I2": [ 1045 ],
            "I3": [ 1032 ],
            "O": [ 1129 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1126 ],
            "I2": [ 1036 ],
            "I3": [ 1051 ],
            "O": [ 1130 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1131 ],
            "Q": [ 1036 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1036 ],
            "I2": [ 1132 ],
            "I3": [ 1039 ],
            "O": [ 1131 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1133 ],
            "I2": [ 1132 ],
            "I3": [ 1054 ],
            "O": [ 1134 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1135 ],
            "I2": [ 1132 ],
            "I3": [ 1136 ],
            "O": [ 1137 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1090 ],
            "I1": [ 1035 ],
            "I2": [ 1043 ],
            "I3": [ 1135 ],
            "O": [ 1138 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1136 ],
            "E": [ 1040 ],
            "Q": [ 1139 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1140 ],
            "I1": [ 1042 ],
            "I2": [ 1034 ],
            "I3": [ 1141 ],
            "O": [ 1142 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1143 ],
            "Q": [ 1141 ],
            "S": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFS_Q_D_SB_DFFS_D": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1144 ],
            "Q": [ 1145 ],
            "S": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFS_Q_D_SB_DFFS_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1009 ],
            "I3": [ 1025 ],
            "O": [ 1052 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 1047 ],
            "I2": [ 1146 ],
            "I3": [ 1147 ],
            "O": [ 1144 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 1047 ],
            "I2": [ 1136 ],
            "I3": [ 1148 ],
            "O": [ 1143 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1141 ],
            "I3": [ 1052 ],
            "O": [ 1148 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1137 ],
            "Q": [ 1135 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1134 ],
            "Q": [ 1133 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_DFFR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1149 ],
            "I1": [ 1042 ],
            "I2": [ 1034 ],
            "I3": [ 1049 ],
            "O": [ 1150 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_DFFR_D_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 1151 ],
            "O": [ 1152 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_DFFR_D_Q_SB_LUT4_O_1_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1054 ],
            "E": [ 1040 ],
            "Q": [ 1151 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1035 ],
            "I3": [ 1153 ],
            "O": [ 1132 ]
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1130 ],
            "Q": [ 1154 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 945 ],
            "E": [ 1009 ],
            "Q": [ 1061 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 947 ],
            "E": [ 1009 ],
            "Q": [ 1155 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 949 ],
            "E": [ 1009 ],
            "Q": [ 1156 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 951 ],
            "E": [ 1009 ],
            "Q": [ 1157 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 953 ],
            "E": [ 1009 ],
            "Q": [ 1158 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 955 ],
            "E": [ 1009 ],
            "Q": [ 1159 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 957 ],
            "E": [ 1009 ],
            "Q": [ 1160 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 959 ],
            "E": [ 1009 ],
            "Q": [ 1161 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 961 ],
            "E": [ 1009 ],
            "Q": [ 1162 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 963 ],
            "E": [ 1009 ],
            "Q": [ 1163 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 965 ],
            "E": [ 1009 ],
            "Q": [ 1164 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 967 ],
            "E": [ 1009 ],
            "Q": [ 1165 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 969 ],
            "E": [ 1009 ],
            "Q": [ 1166 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 971 ],
            "E": [ 1009 ],
            "Q": [ 1140 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 973 ],
            "E": [ 1009 ],
            "Q": [ 1167 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 975 ],
            "E": [ 1009 ],
            "Q": [ 1168 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 977 ],
            "E": [ 1009 ],
            "Q": [ 1169 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 979 ],
            "E": [ 1009 ],
            "Q": [ 1149 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 981 ],
            "E": [ 1009 ],
            "Q": [ 1170 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 983 ],
            "E": [ 1009 ],
            "Q": [ 1171 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 985 ],
            "E": [ 1009 ],
            "Q": [ 1172 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 987 ],
            "E": [ 1009 ],
            "Q": [ 1033 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 989 ],
            "E": [ 1009 ],
            "Q": [ 1173 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 991 ],
            "E": [ 1009 ],
            "Q": [ 1174 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 993 ],
            "E": [ 1009 ],
            "Q": [ 1175 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 995 ],
            "E": [ 1009 ],
            "Q": [ 1176 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 997 ],
            "E": [ 1009 ],
            "Q": [ 1177 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 999 ],
            "E": [ 1009 ],
            "Q": [ 1178 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1001 ],
            "E": [ 1009 ],
            "Q": [ 1179 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1003 ],
            "E": [ 1009 ],
            "Q": [ 1180 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1005 ],
            "E": [ 1009 ],
            "Q": [ 1181 ]
          }
        },
        "cpu_I.CsrPlugin_mtval_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1007 ],
            "E": [ 1009 ],
            "Q": [ 1182 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1059 ],
            "E": [ 1183 ],
            "Q": [ 1184 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1185 ],
            "E": [ 1183 ],
            "Q": [ 1186 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1187 ],
            "E": [ 1183 ],
            "Q": [ 1188 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1189 ],
            "E": [ 1183 ],
            "Q": [ 1190 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1191 ],
            "E": [ 1183 ],
            "Q": [ 1192 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1193 ],
            "E": [ 1183 ],
            "Q": [ 1194 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1195 ],
            "E": [ 1183 ],
            "Q": [ 1196 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1197 ],
            "E": [ 1183 ],
            "Q": [ 1198 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1199 ],
            "E": [ 1183 ],
            "Q": [ 1200 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1201 ],
            "E": [ 1183 ],
            "Q": [ 1202 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1203 ],
            "E": [ 1183 ],
            "Q": [ 1204 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1146 ],
            "E": [ 1183 ],
            "Q": [ 1205 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1206 ],
            "E": [ 1183 ],
            "Q": [ 1207 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1136 ],
            "E": [ 1183 ],
            "Q": [ 1208 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1209 ],
            "E": [ 1183 ],
            "Q": [ 1210 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1211 ],
            "E": [ 1183 ],
            "Q": [ 1212 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1213 ],
            "E": [ 1183 ],
            "Q": [ 1214 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1054 ],
            "E": [ 1183 ],
            "Q": [ 1215 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1216 ],
            "E": [ 1183 ],
            "Q": [ 1217 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1218 ],
            "E": [ 1183 ],
            "Q": [ 1219 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1220 ],
            "E": [ 1183 ],
            "Q": [ 1221 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1039 ],
            "E": [ 1183 ],
            "Q": [ 1222 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1223 ],
            "E": [ 1183 ],
            "Q": [ 1224 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1225 ],
            "E": [ 1183 ],
            "Q": [ 1226 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1227 ],
            "E": [ 1183 ],
            "Q": [ 1228 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1229 ],
            "E": [ 1183 ],
            "Q": [ 1230 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1231 ],
            "E": [ 1183 ],
            "Q": [ 1232 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1233 ],
            "E": [ 1183 ],
            "Q": [ 1234 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1235 ],
            "E": [ 1183 ],
            "Q": [ 1236 ]
          }
        },
        "cpu_I.CsrPlugin_mtvec_base_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1237 ],
            "E": [ 1183 ],
            "Q": [ 1238 ]
          }
        },
        "cpu_I.CsrPlugin_selfException_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1239 ],
            "I2": [ 1240 ],
            "I3": [ 1241 ],
            "O": [ 944 ]
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1242 ],
            "I2": [ 1243 ],
            "I3": [ 1244 ],
            "O": [ 1245 ]
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 1248 ],
            "I3": [ 1249 ],
            "O": [ 1243 ]
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 1251 ],
            "I3": [ 1252 ],
            "O": [ 1248 ]
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 1251 ],
            "I3": [ 1252 ],
            "O": [ 1249 ]
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 1060 ],
            "I2": [ 1058 ],
            "I3": [ 1063 ],
            "O": [ 1253 ]
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 1251 ],
            "I3": [ 1255 ],
            "O": [ 1244 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1258 ],
            "O": [ 1259 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1260 ],
            "I2": [ 1261 ],
            "I3": [ 1258 ],
            "O": [ 1262 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1263 ],
            "I2": [ 1264 ],
            "I3": [ 1258 ],
            "O": [ 1265 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1266 ],
            "I2": [ 1267 ],
            "I3": [ 1258 ],
            "O": [ 1268 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1269 ],
            "I2": [ 1270 ],
            "I3": [ 1258 ],
            "O": [ 1271 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1272 ],
            "I2": [ 1273 ],
            "I3": [ 1258 ],
            "O": [ 1274 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1275 ],
            "I2": [ 1276 ],
            "I3": [ 1258 ],
            "O": [ 1277 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1279 ],
            "I3": [ 1258 ],
            "O": [ 1280 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1281 ],
            "I2": [ 1282 ],
            "I3": [ 1258 ],
            "O": [ 1283 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1284 ],
            "I2": [ 1285 ],
            "I3": [ 1258 ],
            "O": [ 1286 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1287 ],
            "I2": [ 1288 ],
            "I3": [ 1258 ],
            "O": [ 1289 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1290 ],
            "I2": [ 1291 ],
            "I3": [ 1258 ],
            "O": [ 1292 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1293 ],
            "I2": [ 1294 ],
            "I3": [ 1258 ],
            "O": [ 1295 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1296 ],
            "I2": [ 1297 ],
            "I3": [ 1258 ],
            "O": [ 1298 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1299 ],
            "I2": [ 1300 ],
            "I3": [ 1258 ],
            "O": [ 1301 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1302 ],
            "I2": [ 1303 ],
            "I3": [ 1258 ],
            "O": [ 1304 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1305 ],
            "I2": [ 1306 ],
            "I3": [ 1258 ],
            "O": [ 1307 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1308 ],
            "I2": [ 1309 ],
            "I3": [ 1258 ],
            "O": [ 1310 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1311 ],
            "I2": [ 1312 ],
            "I3": [ 1258 ],
            "O": [ 1313 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1314 ],
            "I2": [ 1315 ],
            "I3": [ 1258 ],
            "O": [ 1316 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1317 ],
            "I2": [ 1318 ],
            "I3": [ 1258 ],
            "O": [ 1319 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1320 ],
            "I2": [ 1321 ],
            "I3": [ 1258 ],
            "O": [ 1322 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1323 ],
            "I2": [ 1324 ],
            "I3": [ 1258 ],
            "O": [ 1325 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1326 ],
            "I2": [ 1327 ],
            "I3": [ 1258 ],
            "O": [ 1328 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1329 ],
            "I2": [ 1330 ],
            "I3": [ 1258 ],
            "O": [ 1331 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1332 ],
            "I2": [ 1258 ],
            "I3": [ 1333 ],
            "O": [ 1334 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1335 ],
            "I2": [ 1336 ],
            "I3": [ 1258 ],
            "O": [ 1337 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1338 ],
            "I2": [ 1339 ],
            "I3": [ 1258 ],
            "O": [ 1340 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1341 ],
            "I2": [ 1342 ],
            "I3": [ 1258 ],
            "O": [ 1343 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1344 ],
            "I2": [ 1345 ],
            "I3": [ 1258 ],
            "O": [ 1346 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1347 ],
            "I2": [ 1348 ],
            "I3": [ 1258 ],
            "O": [ 1349 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11__SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1350 ],
            "I2": [ 1351 ],
            "I3": [ 1258 ],
            "O": [ 1352 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1353 ],
            "Q": [ 1354 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1354 ],
            "I1": [ 1353 ],
            "I2": [ 1008 ],
            "I3": [ 1022 ],
            "O": [ 1355 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ "1" ],
            "Q": [ 1356 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:264.3-300.6|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1357 ],
            "Q": [ 1358 ],
            "S": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1358 ],
            "I2": [ 1359 ],
            "I3": [ 1360 ],
            "O": [ 1357 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1356 ],
            "I1": [ 1358 ],
            "I2": [ 842 ],
            "I3": [ 1355 ],
            "O": [ 1361 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1362 ],
            "I1": [ 1363 ],
            "I2": [ 1364 ],
            "I3": [ 1365 ],
            "O": [ 1360 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1366 ],
            "I2": [ 1367 ],
            "I3": [ 1368 ],
            "O": [ 1369 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1370 ],
            "I2": [ 1367 ],
            "I3": [ 1371 ],
            "O": [ 1372 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1373 ],
            "I1": [ 1374 ],
            "I2": [ 1375 ],
            "I3": [ 1376 ],
            "O": [ 1371 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1212 ],
            "I1": [ 1094 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1374 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1377 ],
            "I1": [ 1378 ],
            "I2": [ 1379 ],
            "I3": [ 1380 ],
            "O": [ 1376 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1381 ],
            "I3": [ 1382 ],
            "O": [ 1379 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1383 ],
            "CO": [ 1382 ],
            "I0": [ "0" ],
            "I1": [ 1384 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1385 ],
            "I2": [ 1367 ],
            "I3": [ 1386 ],
            "O": [ 1387 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1388 ],
            "I2": [ 1380 ],
            "I3": [ 1389 ],
            "O": [ 1386 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1390 ],
            "I1": [ 1391 ],
            "I2": [ 1392 ],
            "I3": [ 1393 ],
            "O": [ 1389 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1394 ],
            "I2": [ 1378 ],
            "I3": [ 1395 ],
            "O": [ 1388 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1384 ],
            "I3": [ 1383 ],
            "O": [ 1395 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1396 ],
            "CO": [ 1383 ],
            "I0": [ "0" ],
            "I1": [ 1397 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1214 ],
            "I1": [ 1096 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1392 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1398 ],
            "I2": [ 1367 ],
            "I3": [ 1399 ],
            "O": [ 1400 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 1402 ],
            "I2": [ 1375 ],
            "I3": [ 1403 ],
            "O": [ 1399 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 1098 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1402 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1404 ],
            "I1": [ 1378 ],
            "I2": [ 1405 ],
            "I3": [ 1380 ],
            "O": [ 1403 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1397 ],
            "I3": [ 1396 ],
            "O": [ 1405 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1406 ],
            "CO": [ 1396 ],
            "I0": [ "0" ],
            "I1": [ 1407 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1408 ],
            "I2": [ 1367 ],
            "I3": [ 1409 ],
            "O": [ 1410 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1412 ],
            "I2": [ 1375 ],
            "I3": [ 1413 ],
            "O": [ 1409 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1217 ],
            "I1": [ 1100 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1412 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1414 ],
            "I1": [ 1378 ],
            "I2": [ 1415 ],
            "I3": [ 1380 ],
            "O": [ 1413 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1407 ],
            "I3": [ 1406 ],
            "O": [ 1415 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1416 ],
            "I1": [ 1367 ],
            "I2": [ 1417 ],
            "I3": [ 1418 ],
            "O": [ 1419 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1420 ],
            "I2": [ 1421 ],
            "I3": [ 1375 ],
            "O": [ 1418 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1378 ],
            "I2": [ 1423 ],
            "I3": [ 1380 ],
            "O": [ 1417 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1424 ],
            "I3": [ 1425 ],
            "O": [ 1423 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1425 ],
            "CO": [ 1406 ],
            "I0": [ "0" ],
            "I1": [ 1424 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1426 ],
            "CO": [ 1425 ],
            "I0": [ "0" ],
            "I1": [ 1427 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1219 ],
            "I1": [ 1102 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1421 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1428 ],
            "I2": [ 1380 ],
            "I3": [ 1429 ],
            "O": [ 1368 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1430 ],
            "I1": [ 1391 ],
            "I2": [ 1431 ],
            "I3": [ 1393 ],
            "O": [ 1429 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1432 ],
            "I2": [ 1378 ],
            "I3": [ 1433 ],
            "O": [ 1428 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1434 ],
            "I3": [ 1435 ],
            "O": [ 1433 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1382 ],
            "CO": [ 1435 ],
            "I0": [ "0" ],
            "I1": [ 1381 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1210 ],
            "I1": [ 1092 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1431 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1436 ],
            "I1": [ 1367 ],
            "I2": [ 1437 ],
            "I3": [ 1438 ],
            "O": [ 1439 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1440 ],
            "I1": [ 1441 ],
            "I2": [ 1367 ],
            "I3": [ 1442 ],
            "O": [ 1443 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1391 ],
            "I2": [ 1445 ],
            "I3": [ 1393 ],
            "O": [ 1441 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 1378 ],
            "I2": [ 1447 ],
            "I3": [ 1380 ],
            "O": [ 1442 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1427 ],
            "I3": [ 1426 ],
            "O": [ 1447 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1448 ],
            "CO": [ 1426 ],
            "I0": [ "0" ],
            "I1": [ 1449 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1221 ],
            "I1": [ 1104 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1445 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1391 ],
            "I3": [ 1393 ],
            "O": [ 1375 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1208 ],
            "I1": [ 1090 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1450 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1482.22-1482.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1391 ],
            "I2": [ "1" ],
            "I3": [ 1023 ],
            "O": [ 1393 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1451 ],
            "I2": [ 1367 ],
            "I3": [ 1452 ],
            "O": [ 1453 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1454 ],
            "I1": [ 1455 ],
            "I2": [ 1375 ],
            "I3": [ 1456 ],
            "O": [ 1452 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1222 ],
            "I1": [ 1041 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1455 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1457 ],
            "I1": [ 1458 ],
            "I2": [ 1378 ],
            "I3": [ 1380 ],
            "O": [ 1456 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1449 ],
            "I3": [ 1448 ],
            "O": [ 1458 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1459 ],
            "I2": [ 1460 ],
            "I3": [ 1375 ],
            "O": [ 1438 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1461 ],
            "I1": [ 1462 ],
            "I2": [ 1378 ],
            "I3": [ 1380 ],
            "O": [ 1437 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1463 ],
            "I2": [ 1464 ],
            "I3": [ "0" ],
            "O": [ 1462 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1448 ],
            "I0": [ 1463 ],
            "I1": [ 1464 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1465 ],
            "Q": [ 1463 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1463 ],
            "I1": [ 1380 ],
            "I2": [ 1466 ],
            "I3": [ 1467 ],
            "O": [ 1465 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1468 ],
            "I1": [ 1469 ],
            "I2": [ 1466 ],
            "I3": [ 1467 ],
            "O": [ 1470 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1468 ],
            "I1": [ 1471 ],
            "I2": [ 1469 ],
            "I3": [ 1472 ],
            "O": [ 1473 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1356 ],
            "I2": [ 1380 ],
            "I3": [ 1466 ],
            "O": [ 1474 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1378 ],
            "I3": [ 1475 ],
            "O": [ 1466 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1358 ],
            "I2": [ 1468 ],
            "I3": [ 842 ],
            "O": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1353 ],
            "I3": [ 1359 ],
            "O": [ 1476 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1470 ],
            "Q": [ 1468 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1477 ],
            "I3": [ 1472 ],
            "O": [ 1467 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1360 ],
            "I1": [ 1361 ],
            "I2": [ 1023 ],
            "I3": [ 1478 ],
            "O": [ 1477 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1224 ],
            "I1": [ 1107 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1460 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_hit_valid_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1479 ],
            "E": [ 1472 ],
            "Q": [ 1480 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_hit_valid_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1480 ],
            "I3": [ 1481 ],
            "O": [ 1365 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1482 ],
            "E": [ 1472 ],
            "Q": [ 1483 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1484 ],
            "E": [ 1472 ],
            "Q": [ 1485 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1486 ],
            "E": [ 1472 ],
            "Q": [ 1487 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1488 ],
            "E": [ 1472 ],
            "Q": [ 1489 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1490 ],
            "E": [ 1472 ],
            "Q": [ 1491 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1492 ],
            "E": [ 1472 ],
            "Q": [ 1493 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1494 ],
            "E": [ 1472 ],
            "Q": [ 1495 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1496 ],
            "E": [ 1472 ],
            "Q": [ 1497 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1498 ],
            "E": [ 1472 ],
            "Q": [ 1499 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1500 ],
            "E": [ 1472 ],
            "Q": [ 1501 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1502 ],
            "E": [ 1472 ],
            "Q": [ 1503 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1504 ],
            "E": [ 1472 ],
            "Q": [ 1505 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1506 ],
            "E": [ 1472 ],
            "Q": [ 1507 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1508 ],
            "E": [ 1472 ],
            "Q": [ 1509 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1434 ],
            "E": [ 1472 ],
            "Q": [ 1432 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1381 ],
            "E": [ 1472 ],
            "Q": [ 1377 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1384 ],
            "E": [ 1472 ],
            "Q": [ 1394 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1397 ],
            "E": [ 1472 ],
            "Q": [ 1404 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1407 ],
            "E": [ 1472 ],
            "Q": [ 1414 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1424 ],
            "E": [ 1472 ],
            "Q": [ 1422 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1427 ],
            "E": [ 1472 ],
            "Q": [ 1446 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1449 ],
            "E": [ 1472 ],
            "Q": [ 1457 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1464 ],
            "E": [ 1472 ],
            "Q": [ 1461 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1510 ],
            "E": [ 1472 ],
            "Q": [ 1511 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1512 ],
            "E": [ 1472 ],
            "Q": [ 1513 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1514 ],
            "E": [ 1472 ],
            "Q": [ 1515 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1516 ],
            "E": [ 1472 ],
            "Q": [ 1517 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1518 ],
            "E": [ 1472 ],
            "Q": [ 1519 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1520 ],
            "E": [ 1472 ],
            "Q": [ 1521 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1522 ],
            "E": [ 1472 ],
            "Q": [ 1523 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_hit_hits_0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1524 ],
            "I1": [ 1525 ],
            "I2": [ 1526 ],
            "I3": [ 1527 ],
            "O": [ 1479 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1292 ],
            "E": [ 1472 ],
            "Q": [ 1528 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1289 ],
            "E": [ 1472 ],
            "Q": [ 1529 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1313 ],
            "E": [ 1472 ],
            "Q": [ 1530 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1316 ],
            "E": [ 1472 ],
            "Q": [ 1531 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1319 ],
            "E": [ 1472 ],
            "Q": [ 1532 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1322 ],
            "E": [ 1472 ],
            "Q": [ 1533 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1325 ],
            "E": [ 1472 ],
            "Q": [ 1534 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1331 ],
            "E": [ 1472 ],
            "Q": [ 1535 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1274 ],
            "E": [ 1472 ],
            "Q": [ 1536 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1271 ],
            "E": [ 1472 ],
            "Q": [ 1537 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1265 ],
            "E": [ 1472 ],
            "Q": [ 1538 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1352 ],
            "E": [ 1472 ],
            "Q": [ 1539 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1286 ],
            "E": [ 1472 ],
            "Q": [ 1540 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1349 ],
            "E": [ 1472 ],
            "Q": [ 1541 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1346 ],
            "E": [ 1472 ],
            "Q": [ 1542 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1340 ],
            "E": [ 1472 ],
            "Q": [ 1363 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1328 ],
            "E": [ 1472 ],
            "Q": [ 1543 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1295 ],
            "E": [ 1472 ],
            "Q": [ 1364 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1259 ],
            "E": [ 1472 ],
            "Q": [ 1544 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1334 ],
            "E": [ 1472 ],
            "Q": [ 1545 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1283 ],
            "E": [ 1472 ],
            "Q": [ 1546 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1280 ],
            "E": [ 1472 ],
            "Q": [ 1547 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1277 ],
            "E": [ 1472 ],
            "Q": [ 1548 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1301 ],
            "E": [ 1472 ],
            "Q": [ 1549 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1304 ],
            "E": [ 1472 ],
            "Q": [ 1550 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1307 ],
            "E": [ 1472 ],
            "Q": [ 1551 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1310 ],
            "E": [ 1472 ],
            "Q": [ 1552 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1553 ],
            "E": [ 1474 ],
            "Q": [ 1482 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1554 ],
            "I1": [ 1555 ],
            "I2": [ 1556 ],
            "I3": [ 1482 ],
            "O": [ 1557 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fill_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1480 ],
            "I3": [ 1481 ],
            "O": [ 1378 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fill_valid_SB_LUT4_O_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1558 ],
            "Q": [ 1481 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fill_valid_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1481 ],
            "I1": [ 1469 ],
            "I2": [ 1466 ],
            "I3": [ 1473 ],
            "O": [ 1558 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1483 ],
            "E": [ 1378 ],
            "Q": [ 1559 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1485 ],
            "E": [ 1378 ],
            "Q": [ 737 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1487 ],
            "E": [ 1378 ],
            "Q": [ 727 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1489 ],
            "E": [ 1378 ],
            "Q": [ 725 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1491 ],
            "E": [ 1378 ],
            "Q": [ 723 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1493 ],
            "E": [ 1378 ],
            "Q": [ 721 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1495 ],
            "E": [ 1378 ],
            "Q": [ 719 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1497 ],
            "E": [ 1378 ],
            "Q": [ 709 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1499 ],
            "E": [ 1378 ],
            "Q": [ 686 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1501 ],
            "E": [ 1378 ],
            "Q": [ 683 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1503 ],
            "E": [ 1378 ],
            "Q": [ 711 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1505 ],
            "E": [ 1378 ],
            "Q": [ 713 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1507 ],
            "E": [ 1378 ],
            "Q": [ 1560 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1509 ],
            "E": [ 1378 ],
            "Q": [ 715 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1432 ],
            "E": [ 1378 ],
            "Q": [ 717 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1377 ],
            "E": [ 1378 ],
            "Q": [ 692 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1394 ],
            "E": [ 1378 ],
            "Q": [ 694 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1404 ],
            "E": [ 1378 ],
            "Q": [ 696 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1414 ],
            "E": [ 1378 ],
            "Q": [ 698 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1422 ],
            "E": [ 1378 ],
            "Q": [ 700 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1446 ],
            "E": [ 1378 ],
            "Q": [ 1561 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1457 ],
            "E": [ 1378 ],
            "Q": [ 1562 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1461 ],
            "E": [ 1378 ],
            "Q": [ 1563 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1511 ],
            "E": [ 1378 ],
            "Q": [ 1564 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1513 ],
            "E": [ 1378 ],
            "Q": [ 1565 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1515 ],
            "E": [ 1378 ],
            "Q": [ 1566 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1517 ],
            "E": [ 1378 ],
            "Q": [ 690 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1519 ],
            "E": [ 1378 ],
            "Q": [ 688 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1521 ],
            "E": [ 1378 ],
            "Q": [ 731 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1523 ],
            "E": [ 1378 ],
            "Q": [ 729 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1567 ],
            "E": [ 1476 ],
            "Q": [ 1568 ],
            "R": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1569 ],
            "E": [ 1476 ],
            "Q": [ 1570 ],
            "R": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1571 ],
            "E": [ 1476 ],
            "Q": [ 1572 ],
            "R": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1573 ],
            "E": [ 1476 ],
            "Q": [ 1574 ],
            "R": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1575 ],
            "E": [ 1476 ],
            "Q": [ 1576 ],
            "R": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1577 ],
            "E": [ 1476 ],
            "Q": [ 1578 ],
            "R": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:264.3-300.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1579 ],
            "Q": [ 1580 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:264.3-300.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1581 ],
            "Q": [ 1582 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:294.34-294.65|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ "0" ],
            "I2": [ 1582 ],
            "I3": [ 1583 ],
            "O": [ 1581 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:264.3-300.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1584 ],
            "Q": [ 1583 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1583 ],
            "I3": [ 843 ],
            "O": [ 1584 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:294.34-294.65|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ "0" ],
            "I2": [ 1580 ],
            "I3": [ 1585 ],
            "O": [ 1579 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:294.34-294.65|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1583 ],
            "CO": [ 1585 ],
            "I0": [ "0" ],
            "I1": [ 1582 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1583 ],
            "Q": [ 1586 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 698 ],
            "I2": [ 1576 ],
            "I3": [ 1353 ],
            "O": [ 1587 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 696 ],
            "I2": [ 1574 ],
            "I3": [ 1353 ],
            "O": [ 1588 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 694 ],
            "I2": [ 1572 ],
            "I3": [ 1353 ],
            "O": [ 1589 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 692 ],
            "I2": [ 1570 ],
            "I3": [ 1353 ],
            "O": [ 1590 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 717 ],
            "I2": [ 1568 ],
            "I3": [ 1353 ],
            "O": [ 1591 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 700 ],
            "I2": [ 1578 ],
            "I3": [ 1353 ],
            "O": [ 1592 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1593 ],
            "Q": [ 1353 ],
            "R": [ 1359 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1353 ],
            "I3": [ 1594 ],
            "O": [ 1593 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1595 ],
            "CO": [ 1594 ],
            "I0": [ "0" ],
            "I1": [ 1568 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1596 ],
            "CO": [ 1595 ],
            "I0": [ "0" ],
            "I1": [ 1570 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1597 ],
            "CO": [ 1596 ],
            "I0": [ "0" ],
            "I1": [ 1572 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1568 ],
            "I3": [ 1595 ],
            "O": [ 1567 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1574 ],
            "I3": [ 1598 ],
            "O": [ 1573 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1576 ],
            "I3": [ 1578 ],
            "O": [ 1575 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1572 ],
            "I3": [ 1597 ],
            "O": [ 1571 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1598 ],
            "CO": [ 1597 ],
            "I0": [ "0" ],
            "I1": [ 1574 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1570 ],
            "I3": [ 1596 ],
            "O": [ 1569 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1578 ],
            "O": [ 1577 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1578 ],
            "CO": [ 1598 ],
            "I0": [ "0" ],
            "I1": [ 1576 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1599 ],
            "Q": [ 1600 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_DFF_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1600 ],
            "O": [ 1601 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1353 ],
            "I3": [ 1602 ],
            "O": [ 1599 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 842 ],
            "I2": [ 1378 ],
            "I3": [ 1602 ],
            "O": [ 1603 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 841 ],
            "I2": [ 1604 ],
            "I3": [ 1602 ],
            "O": [ 1605 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 913 ],
            "I1": [ 734 ],
            "I2": [ 842 ],
            "I3": [ 849 ],
            "O": [ 1604 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:264.3-300.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1605 ],
            "Q": [ 841 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:264.3-300.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1603 ],
            "Q": [ 842 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1580 ],
            "I1": [ 1583 ],
            "I2": [ 1582 ],
            "I3": [ 843 ],
            "O": [ 1602 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1439, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 1472 ],
            "RDATA": [ 1332, 1606, 1326, 1607, 1260, 1608, 1338, 1609, 1256, 1610, 1335, 1611, 1293, 1612, 1341, 1613 ],
            "RE": [ "1" ],
            "WADDR": [ 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1586, "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 844 ],
            "WDATA": [ 1622, "0", 1623, "0", 1624, "0", 1625, "0", 1626, "0", 1627, "0", 1628, "0", 1629, "0" ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1628 ],
            "E": [ 1472 ],
            "Q": [ 1294 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1627 ],
            "E": [ 1472 ],
            "Q": [ 1336 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1626 ],
            "E": [ 1472 ],
            "Q": [ 1257 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1625 ],
            "E": [ 1472 ],
            "Q": [ 1339 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1624 ],
            "E": [ 1472 ],
            "Q": [ 1261 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_6_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1623 ],
            "E": [ 1472 ],
            "Q": [ 1327 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_8_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1622 ],
            "E": [ 1472 ],
            "Q": [ 1333 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1629 ],
            "E": [ 1472 ],
            "Q": [ 1342 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 694 ],
            "Q": [ 1619 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1580 ],
            "Q": [ 1615 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 698 ],
            "Q": [ 1617 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1586 ],
            "I3": [ 1439 ],
            "O": [ 1630 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 717 ],
            "Q": [ 1621 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_3_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1582 ],
            "Q": [ 1614 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 692 ],
            "Q": [ 1620 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 696 ],
            "Q": [ 1618 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 700 ],
            "Q": [ 1616 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1617 ],
            "I1": [ 844 ],
            "I2": [ 1410 ],
            "I3": [ 1630 ],
            "O": [ 1631 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1618 ],
            "I1": [ 1616 ],
            "I2": [ 1419 ],
            "I3": [ 1400 ],
            "O": [ 1632 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1620 ],
            "I1": [ 1586 ],
            "I2": [ 1439 ],
            "I3": [ 1372 ],
            "O": [ 1633 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1634 ],
            "I3": [ 1635 ],
            "O": [ 1636 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1615 ],
            "I2": [ 1443 ],
            "I3": [ 1387 ],
            "O": [ 1634 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1621 ],
            "I1": [ 1614 ],
            "I2": [ 1369 ],
            "I3": [ 1453 ],
            "O": [ 1635 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 815 ],
            "Q": [ 1625 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 824 ],
            "Q": [ 1627 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 827 ],
            "Q": [ 1623 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 830 ],
            "Q": [ 1628 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 839 ],
            "Q": [ 1624 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 785 ],
            "Q": [ 1626 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 821 ],
            "Q": [ 1622 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 782 ],
            "Q": [ 1629 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1439, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 1472 ],
            "RDATA": [ 1344, 1637, 1266, 1638, 1350, 1639, 1272, 1640, 1347, 1641, 1269, 1642, 1263, 1643, 1329, 1644 ],
            "RE": [ "1" ],
            "WADDR": [ 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1586, "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 844 ],
            "WDATA": [ 1645, "0", 1646, "0", 1647, "0", 1648, "0", 1649, "0", 1650, "0", 1651, "0", 1652, "0" ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1651 ],
            "E": [ 1472 ],
            "Q": [ 1264 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1650 ],
            "E": [ 1472 ],
            "Q": [ 1270 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1649 ],
            "E": [ 1472 ],
            "Q": [ 1348 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1648 ],
            "E": [ 1472 ],
            "Q": [ 1273 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1647 ],
            "E": [ 1472 ],
            "Q": [ 1351 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_6_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1646 ],
            "E": [ 1472 ],
            "Q": [ 1267 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_8_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1645 ],
            "E": [ 1472 ],
            "Q": [ 1345 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1652 ],
            "E": [ 1472 ],
            "Q": [ 1330 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1653 ],
            "E": [ 1472 ],
            "Q": [ 1258 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1632 ],
            "I1": [ 1633 ],
            "I2": [ 1631 ],
            "I3": [ 1636 ],
            "O": [ 1653 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 803 ],
            "Q": [ 1648 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 806 ],
            "Q": [ 1650 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 809 ],
            "Q": [ 1646 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 812 ],
            "Q": [ 1651 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 818 ],
            "Q": [ 1647 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 746 ],
            "Q": [ 1649 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 749 ],
            "Q": [ 1645 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 800 ],
            "Q": [ 1652 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1439, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 1472 ],
            "RDATA": [ 1323, 1654, 1311, 1655, 1317, 1656, 1305, 1657, 1320, 1658, 1308, 1659, 1314, 1660, 1302, 1661 ],
            "RE": [ "1" ],
            "WADDR": [ 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1586, "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 844 ],
            "WDATA": [ 1662, "0", 1663, "0", 1664, "0", 1665, "0", 1666, "0", 1667, "0", 1668, "0", 1669, "0" ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1668 ],
            "E": [ 1472 ],
            "Q": [ 1315 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1667 ],
            "E": [ 1472 ],
            "Q": [ 1309 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1666 ],
            "E": [ 1472 ],
            "Q": [ 1321 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1665 ],
            "E": [ 1472 ],
            "Q": [ 1306 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1664 ],
            "E": [ 1472 ],
            "Q": [ 1318 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_6_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1663 ],
            "E": [ 1472 ],
            "Q": [ 1312 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_8_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1662 ],
            "E": [ 1472 ],
            "Q": [ 1324 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1669 ],
            "E": [ 1472 ],
            "Q": [ 1303 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 773 ],
            "Q": [ 1665 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 776 ],
            "Q": [ 1667 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 779 ],
            "Q": [ 1663 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 788 ],
            "Q": [ 1668 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 791 ],
            "Q": [ 1664 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 794 ],
            "Q": [ 1666 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 797 ],
            "Q": [ 1662 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 770 ],
            "Q": [ 1669 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1439, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 1472 ],
            "RDATA": [ 1299, 1670, 1284, 1671, 1278, 1672, 1290, 1673, 1275, 1674, 1287, 1675, 1281, 1676, 1296, 1677 ],
            "RE": [ "1" ],
            "WADDR": [ 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1586, "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 844 ],
            "WDATA": [ 1678, "0", 1679, "0", 1680, "0", 1681, "0", 1682, "0", 1683, "0", 1684, "0", 1685, "0" ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1684 ],
            "E": [ 1472 ],
            "Q": [ 1282 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1683 ],
            "E": [ 1472 ],
            "Q": [ 1288 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1682 ],
            "E": [ 1472 ],
            "Q": [ 1276 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1681 ],
            "E": [ 1472 ],
            "Q": [ 1291 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1680 ],
            "E": [ 1472 ],
            "Q": [ 1279 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_6_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1679 ],
            "E": [ 1472 ],
            "Q": [ 1285 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_8_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1678 ],
            "E": [ 1472 ],
            "Q": [ 1300 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1685 ],
            "E": [ 1472 ],
            "Q": [ 1297 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 836 ],
            "Q": [ 1681 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 752 ],
            "Q": [ 1683 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 755 ],
            "Q": [ 1679 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 758 ],
            "Q": [ 1684 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 761 ],
            "Q": [ 1680 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 764 ],
            "Q": [ 1682 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 767 ],
            "Q": [ 1678 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 833 ],
            "Q": [ 1685 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601 ],
            "RADDR": [ 1419, 1410, 1400, 1387, 1372, 1369, "0", "0", "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 1472 ],
            "RDATA": [ 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701 ],
            "RE": [ "1" ],
            "WADDR": [ 1702, 1703, 1704, 1705, 1706, 1707, "0", "0", "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 1600 ],
            "WDATA": [ 1354, 1708, 1709, 1710, 1711, 1712, 1713, 1714, "0", 1715, 1716, 1717, 1718, 1719, 1720, 1721 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_10_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1712 ],
            "E": [ 1472 ],
            "Q": [ 1722 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_10_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 1722 ],
            "I2": [ 1556 ],
            "I3": [ 1490 ],
            "O": [ 1723 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_11_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1711 ],
            "E": [ 1472 ],
            "Q": [ 1724 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_11_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1690 ],
            "I2": [ 1724 ],
            "I3": [ 1556 ],
            "O": [ 1725 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_11_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1508 ],
            "I2": [ 1725 ],
            "I3": [ 1726 ],
            "O": [ 1727 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_11_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1728 ],
            "I1": [ 1729 ],
            "I2": [ 1556 ],
            "I3": [ 1484 ],
            "O": [ 1726 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_12_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1710 ],
            "E": [ 1472 ],
            "Q": [ 1730 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_12_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1689 ],
            "I1": [ 1730 ],
            "I2": [ 1556 ],
            "I3": [ 1486 ],
            "O": [ 1731 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_13_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1709 ],
            "E": [ 1472 ],
            "Q": [ 1732 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_13_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1688 ],
            "I1": [ 1732 ],
            "I2": [ 1556 ],
            "I3": [ 1502 ],
            "O": [ 1733 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_13_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1496 ],
            "I3": [ 1734 ],
            "O": [ 1735 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_14_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1708 ],
            "E": [ 1472 ],
            "Q": [ 1736 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_14_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1687 ],
            "I2": [ 1736 ],
            "I3": [ 1556 ],
            "O": [ 1737 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_15_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1354 ],
            "E": [ 1472 ],
            "Q": [ 1738 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1689 ],
            "I1": [ 1730 ],
            "I2": [ 1556 ],
            "I3": [ 1486 ],
            "O": [ 1739 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1720 ],
            "E": [ 1472 ],
            "Q": [ 1740 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1700 ],
            "I2": [ 1740 ],
            "I3": [ 1556 ],
            "O": [ 1734 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1496 ],
            "I2": [ 1734 ],
            "I3": [ 1741 ],
            "O": [ 1742 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1743 ],
            "I1": [ 1744 ],
            "I2": [ 1556 ],
            "I3": [ 1506 ],
            "O": [ 1741 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1719 ],
            "E": [ 1472 ],
            "Q": [ 1745 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1699 ],
            "I2": [ 1745 ],
            "I3": [ 1556 ],
            "O": [ 1746 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1488 ],
            "I1": [ 1746 ],
            "I2": [ 1747 ],
            "I3": [ 1748 ],
            "O": [ 1749 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1728 ],
            "I1": [ 1729 ],
            "I2": [ 1556 ],
            "I3": [ 1484 ],
            "O": [ 1747 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1554 ],
            "I1": [ 1555 ],
            "I2": [ 1556 ],
            "I3": [ 1482 ],
            "O": [ 1748 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1718 ],
            "E": [ 1472 ],
            "Q": [ 1750 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1698 ],
            "I2": [ 1750 ],
            "I3": [ 1556 ],
            "O": [ 1751 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1504 ],
            "I1": [ 1508 ],
            "I2": [ 1751 ],
            "I3": [ 1725 ],
            "O": [ 1752 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1504 ],
            "I2": [ 1751 ],
            "I3": [ 1753 ],
            "O": [ 1754 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1695 ],
            "I1": [ 1755 ],
            "I2": [ 1556 ],
            "I3": [ 1492 ],
            "O": [ 1753 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1717 ],
            "E": [ 1472 ],
            "Q": [ 1756 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1697 ],
            "I2": [ 1756 ],
            "I3": [ 1556 ],
            "O": [ 1757 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1522 ],
            "I1": [ 1757 ],
            "I2": [ 1758 ],
            "I3": [ 1759 ],
            "O": [ 1760 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1557 ],
            "I1": [ 1761 ],
            "I2": [ 1762 ],
            "I3": [ 1749 ],
            "O": [ 1763 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1695 ],
            "I1": [ 1755 ],
            "I2": [ 1556 ],
            "I3": [ 1492 ],
            "O": [ 1758 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1743 ],
            "I1": [ 1744 ],
            "I2": [ 1556 ],
            "I3": [ 1506 ],
            "O": [ 1759 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1716 ],
            "E": [ 1472 ],
            "Q": [ 1764 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1696 ],
            "I2": [ 1764 ],
            "I3": [ 1556 ],
            "O": [ 1765 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1500 ],
            "I2": [ 1765 ],
            "I3": [ 1766 ],
            "O": [ 1767 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1768 ],
            "I1": [ 1723 ],
            "I2": [ 1769 ],
            "I3": [ 1770 ],
            "O": [ 1771 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1752 ],
            "I1": [ 1742 ],
            "I2": [ 1760 ],
            "I3": [ 1763 ],
            "O": [ 1772 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1518 ],
            "I1": [ 1520 ],
            "I2": [ 1773 ],
            "I3": [ 1774 ],
            "O": [ 1766 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_6_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1715 ],
            "E": [ 1472 ],
            "Q": [ 1755 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_8_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1714 ],
            "E": [ 1472 ],
            "Q": [ 1775 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_8_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1693 ],
            "I2": [ 1775 ],
            "I3": [ 1556 ],
            "O": [ 1773 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1520 ],
            "I1": [ 1773 ],
            "I2": [ 1733 ],
            "I3": [ 1735 ],
            "O": [ 1776 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_9_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1713 ],
            "E": [ 1472 ],
            "Q": [ 1777 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_9_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1692 ],
            "I1": [ 1777 ],
            "I2": [ 1556 ],
            "I3": [ 1498 ],
            "O": [ 1769 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1721 ],
            "E": [ 1472 ],
            "Q": [ 1778 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1701 ],
            "I2": [ 1778 ],
            "I3": [ 1556 ],
            "O": [ 1774 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1512 ],
            "I1": [ 1494 ],
            "I2": [ 1737 ],
            "I3": [ 1779 ],
            "O": [ 1780 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1518 ],
            "I1": [ 1494 ],
            "I2": [ 1737 ],
            "I3": [ 1774 ],
            "O": [ 1525 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1776 ],
            "I1": [ 1771 ],
            "I2": [ 1767 ],
            "I3": [ 1772 ],
            "O": [ 1527 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1754 ],
            "I1": [ 1780 ],
            "I2": [ 1781 ],
            "I3": [ 1727 ],
            "O": [ 1526 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1512 ],
            "I3": [ 1779 ],
            "O": [ 1524 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1782 ],
            "I2": [ 1783 ],
            "I3": [ 1556 ],
            "O": [ 1779 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1587 ],
            "Q": [ 1703 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1703 ],
            "I2": [ 1600 ],
            "I3": [ 1410 ],
            "O": [ 1784 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1592 ],
            "Q": [ 1702 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1702 ],
            "I3": [ 1419 ],
            "O": [ 1785 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_2_SB_LUT4_I2_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1590 ],
            "Q": [ 1706 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1705 ],
            "I3": [ 1387 ],
            "O": [ 1786 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1589 ],
            "Q": [ 1705 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1591 ],
            "Q": [ 1707 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1588 ],
            "Q": [ 1704 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110000100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1707 ],
            "I1": [ 1704 ],
            "I2": [ 1369 ],
            "I3": [ 1400 ],
            "O": [ 1787 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 1372 ],
            "I2": [ 1785 ],
            "I3": [ 1786 ],
            "O": [ 1788 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1707 ],
            "I1": [ 1705 ],
            "I2": [ 1387 ],
            "I3": [ 1369 ],
            "O": [ 1789 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_10_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 683 ],
            "Q": [ 1716 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_11_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 711 ],
            "Q": [ 1709 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_12_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 713 ],
            "Q": [ 1718 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_13_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 715 ],
            "Q": [ 1711 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 731 ],
            "Q": [ 1714 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 729 ],
            "Q": [ 1717 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 727 ],
            "Q": [ 1710 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 725 ],
            "Q": [ 1719 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 723 ],
            "Q": [ 1712 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 721 ],
            "Q": [ 1715 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 719 ],
            "Q": [ 1708 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 709 ],
            "Q": [ 1720 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_9_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 686 ],
            "Q": [ 1713 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 688 ],
            "Q": [ 1721 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 1601, "1", 1601, "1", 1601, "1", 1601, "1", 1601, "1", 1601, "1", 1601, "1", "1", "1" ],
            "RADDR": [ 1419, 1410, 1400, 1387, 1372, 1369, "0", "0", "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 1472 ],
            "RDATA": [ 1790, 1791, 1743, 1792, 1782, 1793, 1554, 1794, 1795, 1796, 1728, 1797, 1798, 1799, 1800, 1801 ],
            "RE": [ "1" ],
            "WADDR": [ 1702, 1703, 1704, 1705, 1706, 1707, "0", "0", "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 1600 ],
            "WDATA": [ 1802, "0", 1803, "0", 1804, "0", 1805, "0", 1806, "0", 1807, "0", 1808, "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1807 ],
            "E": [ 1472 ],
            "Q": [ 1729 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1806 ],
            "E": [ 1472 ],
            "Q": [ 1809 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1795 ],
            "I2": [ 1809 ],
            "I3": [ 1556 ],
            "O": [ 1810 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1805 ],
            "E": [ 1472 ],
            "Q": [ 1555 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1811 ],
            "E": [ 1472 ],
            "Q": [ 1556 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_4_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1804 ],
            "E": [ 1472 ],
            "Q": [ 1783 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_4_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1789 ],
            "I1": [ 1784 ],
            "I2": [ 1787 ],
            "I3": [ 1788 ],
            "O": [ 1811 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1803 ],
            "E": [ 1472 ],
            "Q": [ 1744 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_7_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1802 ],
            "E": [ 1472 ],
            "Q": [ 1812 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_7_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1790 ],
            "I2": [ 1812 ],
            "I3": [ 1556 ],
            "O": [ 1813 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_7_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1516 ],
            "I2": [ 1813 ],
            "I3": [ 1731 ],
            "O": [ 1762 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_7_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111101001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1514 ],
            "I1": [ 1516 ],
            "I2": [ 1810 ],
            "I3": [ 1813 ],
            "O": [ 1781 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_7_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1514 ],
            "I3": [ 1810 ],
            "O": [ 1761 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1808 ],
            "E": [ 1472 ],
            "Q": [ 1814 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1798 ],
            "I1": [ 1814 ],
            "I2": [ 1556 ],
            "I3": [ 1510 ],
            "O": [ 1768 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1686 ],
            "I1": [ 1738 ],
            "I2": [ 1556 ],
            "I3": [ 1739 ],
            "O": [ 1770 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 737 ],
            "Q": [ 1807 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1560 ],
            "Q": [ 1803 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1564 ],
            "Q": [ 1808 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1565 ],
            "Q": [ 1804 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1566 ],
            "Q": [ 1806 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 690 ],
            "Q": [ 1802 ]
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1559 ],
            "Q": [ 1805 ]
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1365 ],
            "I3": [ 1815 ],
            "O": [ 1471 ]
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1482.22-1482.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1023 ],
            "CO": [ 1816 ],
            "I0": [ 1391 ],
            "I1": [ "1" ]
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010001001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1482.22-1482.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1471 ],
            "I2": [ "1" ],
            "I3": [ 1816 ],
            "O": [ 1367 ]
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1817 ],
            "I2": [ 1450 ],
            "I3": [ 1375 ],
            "O": [ 1818 ]
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1509 ],
            "I1": [ 1378 ],
            "I2": [ 1819 ],
            "I3": [ 1380 ],
            "O": [ 1820 ]
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1822 ],
            "I2": [ 1823 ],
            "I3": [ 1824 ],
            "O": [ 1815 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcRegPropagate_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1378 ],
            "I3": [ 1475 ],
            "O": [ 1472 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1825 ],
            "E": [ 1474 ],
            "Q": [ 1484 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1826 ],
            "E": [ 1474 ],
            "Q": [ 1506 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1827 ],
            "E": [ 1474 ],
            "Q": [ 1488 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1828 ],
            "E": [ 1474 ],
            "Q": [ 1490 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1829 ],
            "E": [ 1474 ],
            "Q": [ 1492 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1830 ],
            "E": [ 1474 ],
            "Q": [ 1494 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1831 ],
            "E": [ 1474 ],
            "Q": [ 1496 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1832 ],
            "E": [ 1474 ],
            "Q": [ 1498 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1833 ],
            "E": [ 1474 ],
            "Q": [ 1500 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1834 ],
            "E": [ 1474 ],
            "Q": [ 1502 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1835 ],
            "E": [ 1474 ],
            "Q": [ 1504 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1836 ],
            "E": [ 1474 ],
            "Q": [ 1508 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1837 ],
            "E": [ 1474 ],
            "Q": [ 1510 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1369 ],
            "E": [ 1474 ],
            "Q": [ 1434 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1372 ],
            "E": [ 1474 ],
            "Q": [ 1381 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1387 ],
            "E": [ 1474 ],
            "Q": [ 1384 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1400 ],
            "E": [ 1474 ],
            "Q": [ 1397 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1410 ],
            "E": [ 1474 ],
            "Q": [ 1407 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1419 ],
            "E": [ 1474 ],
            "Q": [ 1424 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1443 ],
            "E": [ 1474 ],
            "Q": [ 1427 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1453 ],
            "E": [ 1474 ],
            "Q": [ 1449 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1439 ],
            "E": [ 1474 ],
            "Q": [ 1464 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1838 ],
            "E": [ 1474 ],
            "Q": [ 1512 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1839 ],
            "E": [ 1474 ],
            "Q": [ 1514 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1840 ],
            "E": [ 1474 ],
            "Q": [ 1516 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1841 ],
            "E": [ 1474 ],
            "Q": [ 1518 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1842 ],
            "E": [ 1474 ],
            "Q": [ 1520 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1843 ],
            "E": [ 1474 ],
            "Q": [ 1522 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1844 ],
            "E": [ 1474 ],
            "Q": [ 1486 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1845 ],
            "I1": [ 1367 ],
            "I2": [ 1820 ],
            "I3": [ 1818 ],
            "O": [ 1836 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1846 ],
            "I1": [ 1367 ],
            "I2": [ 1847 ],
            "I3": [ 1848 ],
            "O": [ 1835 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1849 ],
            "I1": [ 1367 ],
            "I2": [ 1850 ],
            "I3": [ 1851 ],
            "O": [ 1844 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1852 ],
            "I2": [ 1853 ],
            "I3": [ 1375 ],
            "O": [ 1851 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1487 ],
            "I1": [ 1378 ],
            "I2": [ 1854 ],
            "I3": [ 1380 ],
            "O": [ 1850 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1486 ],
            "I3": [ 1855 ],
            "O": [ 1854 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1856 ],
            "CO": [ 1855 ],
            "I0": [ "0" ],
            "I1": [ 1488 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1188 ],
            "I1": [ 1068 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1853 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1857 ],
            "I1": [ 1367 ],
            "I2": [ 1858 ],
            "I3": [ 1859 ],
            "O": [ 1843 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1860 ],
            "I2": [ 1861 ],
            "I3": [ 1375 ],
            "O": [ 1859 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1523 ],
            "I1": [ 1378 ],
            "I2": [ 1862 ],
            "I3": [ 1380 ],
            "O": [ 1858 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1522 ],
            "I3": [ 1863 ],
            "O": [ 1862 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1855 ],
            "CO": [ 1863 ],
            "I0": [ "0" ],
            "I1": [ 1486 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1238 ],
            "I1": [ 1125 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1861 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1864 ],
            "I1": [ 1367 ],
            "I2": [ 1865 ],
            "I3": [ 1866 ],
            "O": [ 1842 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1867 ],
            "I2": [ 1868 ],
            "I3": [ 1375 ],
            "O": [ 1866 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1521 ],
            "I1": [ 1378 ],
            "I2": [ 1869 ],
            "I3": [ 1380 ],
            "O": [ 1865 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1520 ],
            "I3": [ 1870 ],
            "O": [ 1869 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1863 ],
            "CO": [ 1870 ],
            "I0": [ "0" ],
            "I1": [ 1522 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1236 ],
            "I1": [ 1123 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1868 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1871 ],
            "I1": [ 1367 ],
            "I2": [ 1872 ],
            "I3": [ 1873 ],
            "O": [ 1841 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1874 ],
            "I2": [ 1875 ],
            "I3": [ 1375 ],
            "O": [ 1873 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1519 ],
            "I1": [ 1378 ],
            "I2": [ 1876 ],
            "I3": [ 1380 ],
            "O": [ 1872 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1518 ],
            "I3": [ 1877 ],
            "O": [ 1876 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1870 ],
            "CO": [ 1877 ],
            "I0": [ "0" ],
            "I1": [ 1520 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1234 ],
            "I1": [ 1121 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1875 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1878 ],
            "I1": [ 1367 ],
            "I2": [ 1879 ],
            "I3": [ 1880 ],
            "O": [ 1840 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1881 ],
            "I2": [ 1882 ],
            "I3": [ 1375 ],
            "O": [ 1880 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1517 ],
            "I1": [ 1378 ],
            "I2": [ 1883 ],
            "I3": [ 1380 ],
            "O": [ 1879 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1516 ],
            "I3": [ 1884 ],
            "O": [ 1883 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1877 ],
            "CO": [ 1884 ],
            "I0": [ "0" ],
            "I1": [ 1518 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1232 ],
            "I1": [ 1119 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1882 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1885 ],
            "I2": [ 1886 ],
            "I3": [ 1887 ],
            "O": [ 1839 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1888 ],
            "I2": [ 1889 ],
            "I3": [ 1375 ],
            "O": [ 1887 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1515 ],
            "I1": [ 1378 ],
            "I2": [ 1890 ],
            "I3": [ 1380 ],
            "O": [ 1886 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1514 ],
            "I3": [ 1891 ],
            "O": [ 1890 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1884 ],
            "CO": [ 1891 ],
            "I0": [ "0" ],
            "I1": [ 1516 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1230 ],
            "I1": [ 1117 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1889 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1892 ],
            "I2": [ 1893 ],
            "I3": [ 1894 ],
            "O": [ 1838 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1895 ],
            "I2": [ 1896 ],
            "I3": [ 1375 ],
            "O": [ 1894 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1513 ],
            "I1": [ 1378 ],
            "I2": [ 1897 ],
            "I3": [ 1380 ],
            "O": [ 1892 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1512 ],
            "I3": [ 1898 ],
            "O": [ 1897 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1891 ],
            "CO": [ 1898 ],
            "I0": [ "0" ],
            "I1": [ 1514 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1228 ],
            "I1": [ 1115 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1896 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1899 ],
            "I2": [ 1900 ],
            "I3": [ 1901 ],
            "O": [ 1837 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1902 ],
            "I2": [ 1903 ],
            "I3": [ 1375 ],
            "O": [ 1901 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1511 ],
            "I1": [ 1378 ],
            "I2": [ 1904 ],
            "I3": [ 1380 ],
            "O": [ 1899 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1510 ],
            "I3": [ 1905 ],
            "O": [ 1904 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1898 ],
            "CO": [ 1905 ],
            "I0": [ "0" ],
            "I1": [ 1512 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1226 ],
            "I1": [ 1109 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1903 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1906 ],
            "I2": [ 1907 ],
            "I3": [ 1908 ],
            "O": [ 1826 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1909 ],
            "I2": [ 1910 ],
            "I3": [ 1375 ],
            "O": [ 1908 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1507 ],
            "I1": [ 1378 ],
            "I2": [ 1380 ],
            "I3": [ 1911 ],
            "O": [ 1906 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1506 ],
            "I3": [ 1912 ],
            "O": [ 1911 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1905 ],
            "CO": [ 1912 ],
            "I0": [ "0" ],
            "I1": [ 1510 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1207 ],
            "I1": [ 1088 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1910 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ],
            "O": [ 1825 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1916 ],
            "I2": [ 1917 ],
            "I3": [ 1375 ],
            "O": [ 1914 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1485 ],
            "I1": [ 1378 ],
            "I2": [ 1380 ],
            "I3": [ 1918 ],
            "O": [ 1913 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1484 ],
            "I3": [ 1919 ],
            "O": [ 1918 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1912 ],
            "CO": [ 1919 ],
            "I0": [ "0" ],
            "I1": [ 1506 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1186 ],
            "I1": [ 1066 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1917 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1920 ],
            "I2": [ 1921 ],
            "I3": [ 1375 ],
            "O": [ 1848 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1505 ],
            "I1": [ 1378 ],
            "I2": [ 1922 ],
            "I3": [ 1380 ],
            "O": [ 1847 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1504 ],
            "I3": [ 1923 ],
            "O": [ 1922 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1924 ],
            "CO": [ 1923 ],
            "I0": [ "0" ],
            "I1": [ 1508 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1435 ],
            "CO": [ 1924 ],
            "I0": [ "0" ],
            "I1": [ 1434 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1508 ],
            "I3": [ 1924 ],
            "O": [ 1819 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1391 ],
            "I2": [ 1471 ],
            "I3": [ 1023 ],
            "O": [ 1380 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1205 ],
            "I1": [ 1086 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1921 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1925 ],
            "I1": [ 1367 ],
            "I2": [ 1926 ],
            "I3": [ 1927 ],
            "O": [ 1834 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1928 ],
            "I2": [ 1929 ],
            "I3": [ 1930 ],
            "O": [ 1553 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1931 ],
            "I2": [ 1932 ],
            "I3": [ 1375 ],
            "O": [ 1929 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1483 ],
            "I1": [ 1378 ],
            "I2": [ 1380 ],
            "I3": [ 1933 ],
            "O": [ 1928 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1482 ],
            "I3": [ 1934 ],
            "O": [ 1933 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1919 ],
            "CO": [ 1934 ],
            "I0": [ "0" ],
            "I1": [ 1484 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1184 ],
            "I1": [ 1062 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1932 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1935 ],
            "I2": [ 1936 ],
            "I3": [ 1375 ],
            "O": [ 1927 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1503 ],
            "I1": [ 1378 ],
            "I2": [ 1937 ],
            "I3": [ 1380 ],
            "O": [ 1926 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1502 ],
            "I3": [ 1938 ],
            "O": [ 1937 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1923 ],
            "CO": [ 1938 ],
            "I0": [ "0" ],
            "I1": [ 1504 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1204 ],
            "I1": [ 1084 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1936 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1367 ],
            "I2": [ 1940 ],
            "I3": [ 1941 ],
            "O": [ 1833 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1942 ],
            "I2": [ 1943 ],
            "I3": [ 1375 ],
            "O": [ 1941 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1501 ],
            "I1": [ 1378 ],
            "I2": [ 1944 ],
            "I3": [ 1380 ],
            "O": [ 1940 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1500 ],
            "I3": [ 1945 ],
            "O": [ 1944 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1938 ],
            "CO": [ 1945 ],
            "I0": [ "0" ],
            "I1": [ 1502 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1202 ],
            "I1": [ 1082 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1943 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1946 ],
            "I1": [ 1367 ],
            "I2": [ 1947 ],
            "I3": [ 1948 ],
            "O": [ 1832 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1949 ],
            "I2": [ 1950 ],
            "I3": [ 1375 ],
            "O": [ 1948 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1499 ],
            "I1": [ 1378 ],
            "I2": [ 1951 ],
            "I3": [ 1380 ],
            "O": [ 1947 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1498 ],
            "I3": [ 1952 ],
            "O": [ 1951 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1945 ],
            "CO": [ 1952 ],
            "I0": [ "0" ],
            "I1": [ 1500 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1200 ],
            "I1": [ 1080 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1950 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1953 ],
            "I1": [ 1367 ],
            "I2": [ 1954 ],
            "I3": [ 1955 ],
            "O": [ 1831 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1956 ],
            "I2": [ 1957 ],
            "I3": [ 1375 ],
            "O": [ 1955 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1497 ],
            "I1": [ 1378 ],
            "I2": [ 1958 ],
            "I3": [ 1380 ],
            "O": [ 1954 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1496 ],
            "I3": [ 1959 ],
            "O": [ 1958 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1952 ],
            "CO": [ 1959 ],
            "I0": [ "0" ],
            "I1": [ 1498 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1078 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1957 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1960 ],
            "I1": [ 1367 ],
            "I2": [ 1961 ],
            "I3": [ 1962 ],
            "O": [ 1830 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1963 ],
            "I2": [ 1964 ],
            "I3": [ 1375 ],
            "O": [ 1962 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1495 ],
            "I1": [ 1378 ],
            "I2": [ 1965 ],
            "I3": [ 1380 ],
            "O": [ 1961 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1494 ],
            "I3": [ 1966 ],
            "O": [ 1965 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1959 ],
            "CO": [ 1966 ],
            "I0": [ "0" ],
            "I1": [ 1496 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1196 ],
            "I1": [ 1076 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1964 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1967 ],
            "I1": [ 1367 ],
            "I2": [ 1968 ],
            "I3": [ 1969 ],
            "O": [ 1829 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1970 ],
            "I2": [ 1971 ],
            "I3": [ 1375 ],
            "O": [ 1969 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1493 ],
            "I1": [ 1378 ],
            "I2": [ 1972 ],
            "I3": [ 1380 ],
            "O": [ 1968 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1492 ],
            "I3": [ 1973 ],
            "O": [ 1972 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1966 ],
            "CO": [ 1973 ],
            "I0": [ "0" ],
            "I1": [ 1494 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1194 ],
            "I1": [ 1074 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1971 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1974 ],
            "I1": [ 1367 ],
            "I2": [ 1975 ],
            "I3": [ 1976 ],
            "O": [ 1828 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1977 ],
            "I2": [ 1978 ],
            "I3": [ 1375 ],
            "O": [ 1976 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1491 ],
            "I1": [ 1378 ],
            "I2": [ 1979 ],
            "I3": [ 1380 ],
            "O": [ 1975 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1490 ],
            "I3": [ 1980 ],
            "O": [ 1979 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1973 ],
            "CO": [ 1980 ],
            "I0": [ "0" ],
            "I1": [ 1492 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1192 ],
            "I1": [ 1072 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1978 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1981 ],
            "I1": [ 1367 ],
            "I2": [ 1982 ],
            "I3": [ 1983 ],
            "O": [ 1827 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1984 ],
            "I2": [ 1985 ],
            "I3": [ 1375 ],
            "O": [ 1983 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1489 ],
            "I1": [ 1378 ],
            "I2": [ 1986 ],
            "I3": [ 1380 ],
            "O": [ 1982 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1488 ],
            "I3": [ 1856 ],
            "O": [ 1986 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1980 ],
            "CO": [ 1856 ],
            "I0": [ "0" ],
            "I1": [ 1490 ]
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1190 ],
            "I1": [ 1070 ],
            "I2": [ 1050 ],
            "I3": [ 1052 ],
            "O": [ 1985 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1483 ],
            "I2": [ 1821 ],
            "I3": [ 1987 ],
            "O": [ 1930 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1509 ],
            "I2": [ 1988 ],
            "I3": [ 1989 ],
            "O": [ 1845 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1821 ],
            "I3": [ 1990 ],
            "O": [ 1981 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1991 ],
            "CO": [ 1990 ],
            "I0": [ 1491 ],
            "I1": [ 1992 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1461 ],
            "I2": [ 1993 ],
            "I3": [ "0" ],
            "O": [ 1436 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1551 ],
            "I2": [ 1541 ],
            "I3": [ 1994 ],
            "O": [ 1993 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1487 ],
            "I2": [ 1821 ],
            "I3": [ 1995 ],
            "O": [ 1849 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1990 ],
            "CO": [ 1995 ],
            "I0": [ 1489 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1523 ],
            "I2": [ 1821 ],
            "I3": [ 1996 ],
            "O": [ 1857 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1995 ],
            "CO": [ 1996 ],
            "I0": [ 1487 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1521 ],
            "I2": [ 1821 ],
            "I3": [ 1997 ],
            "O": [ 1864 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1996 ],
            "CO": [ 1997 ],
            "I0": [ 1523 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1519 ],
            "I2": [ 1821 ],
            "I3": [ 1998 ],
            "O": [ 1871 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1997 ],
            "CO": [ 1998 ],
            "I0": [ 1521 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1517 ],
            "I2": [ 1821 ],
            "I3": [ 1999 ],
            "O": [ 1878 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1998 ],
            "CO": [ 1999 ],
            "I0": [ 1519 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1515 ],
            "I2": [ 1821 ],
            "I3": [ 2000 ],
            "O": [ 1885 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_17_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1999 ],
            "CO": [ 2000 ],
            "I0": [ 1517 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1513 ],
            "I2": [ 1821 ],
            "I3": [ 2001 ],
            "O": [ 1893 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_18_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2000 ],
            "CO": [ 2001 ],
            "I0": [ 1515 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 1821 ],
            "I3": [ 2002 ],
            "O": [ 1900 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_19_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2001 ],
            "CO": [ 2002 ],
            "I0": [ 1513 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2003 ],
            "CO": [ 1989 ],
            "I0": [ 1432 ],
            "I1": [ 1528 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 2004 ],
            "I3": [ 2005 ],
            "O": [ 1846 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1507 ],
            "I2": [ 1821 ],
            "I3": [ 2006 ],
            "O": [ 1907 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_20_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2002 ],
            "CO": [ 2006 ],
            "I0": [ 1511 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1485 ],
            "I2": [ 1821 ],
            "I3": [ 2007 ],
            "O": [ 1915 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_21_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2006 ],
            "CO": [ 2007 ],
            "I0": [ 1507 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1457 ],
            "I2": [ 2008 ],
            "I3": [ 2009 ],
            "O": [ 1451 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1550 ],
            "I2": [ 1539 ],
            "I3": [ 1994 ],
            "O": [ 2008 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_22_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2009 ],
            "I0": [ 1461 ],
            "I1": [ 1993 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1446 ],
            "I2": [ 2010 ],
            "I3": [ 2011 ],
            "O": [ 1440 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1549 ],
            "I2": [ 1538 ],
            "I3": [ 1994 ],
            "O": [ 2010 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_23_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2009 ],
            "CO": [ 2011 ],
            "I0": [ 1457 ],
            "I1": [ 2008 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1422 ],
            "I2": [ 1548 ],
            "I3": [ 2012 ],
            "O": [ 1416 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_24_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2011 ],
            "CO": [ 2012 ],
            "I0": [ 1446 ],
            "I1": [ 2010 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1414 ],
            "I2": [ 1547 ],
            "I3": [ 2013 ],
            "O": [ 1408 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_25_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2012 ],
            "CO": [ 2013 ],
            "I0": [ 1422 ],
            "I1": [ 1548 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1404 ],
            "I2": [ 1546 ],
            "I3": [ 2014 ],
            "O": [ 1398 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_26_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2013 ],
            "CO": [ 2014 ],
            "I0": [ 1414 ],
            "I1": [ 1547 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1394 ],
            "I2": [ 1540 ],
            "I3": [ 2015 ],
            "O": [ 1385 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_27_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2014 ],
            "CO": [ 2015 ],
            "I0": [ 1404 ],
            "I1": [ 1546 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1377 ],
            "I2": [ 1529 ],
            "I3": [ 2016 ],
            "O": [ 1370 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_28_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2015 ],
            "CO": [ 2016 ],
            "I0": [ 1394 ],
            "I1": [ 1540 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1432 ],
            "I2": [ 1528 ],
            "I3": [ 2003 ],
            "O": [ 1366 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_29_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2016 ],
            "CO": [ 2003 ],
            "I0": [ 1377 ],
            "I1": [ 1529 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1362 ],
            "I3": [ 1994 ],
            "O": [ 2004 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1989 ],
            "CO": [ 2005 ],
            "I0": [ 1509 ],
            "I1": [ 1988 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1503 ],
            "I2": [ 2017 ],
            "I3": [ 2018 ],
            "O": [ 1925 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1537 ],
            "I3": [ 1994 ],
            "O": [ 2017 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2005 ],
            "CO": [ 2018 ],
            "I0": [ 1505 ],
            "I1": [ 2004 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1501 ],
            "I2": [ 2019 ],
            "I3": [ 2020 ],
            "O": [ 1939 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1536 ],
            "I3": [ 1994 ],
            "O": [ 2019 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2018 ],
            "CO": [ 2020 ],
            "I0": [ 1503 ],
            "I1": [ 2017 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 2021 ],
            "I3": [ 2022 ],
            "O": [ 1946 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1535 ],
            "I3": [ 1994 ],
            "O": [ 2021 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2020 ],
            "CO": [ 2022 ],
            "I0": [ 1501 ],
            "I1": [ 2019 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1497 ],
            "I2": [ 2023 ],
            "I3": [ 2024 ],
            "O": [ 1953 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1534 ],
            "I3": [ 1994 ],
            "O": [ 2023 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2022 ],
            "CO": [ 2024 ],
            "I0": [ 1499 ],
            "I1": [ 2021 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 2025 ],
            "I3": [ 2026 ],
            "O": [ 1960 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1533 ],
            "I3": [ 1994 ],
            "O": [ 2025 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2024 ],
            "CO": [ 2026 ],
            "I0": [ 1497 ],
            "I1": [ 2023 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 2027 ],
            "I3": [ 2028 ],
            "O": [ 1967 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1532 ],
            "I3": [ 1994 ],
            "O": [ 2027 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2026 ],
            "CO": [ 2028 ],
            "I0": [ 1495 ],
            "I1": [ 2025 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1491 ],
            "I2": [ 1992 ],
            "I3": [ 1991 ],
            "O": [ 1974 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1531 ],
            "I3": [ 1994 ],
            "O": [ 1992 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2028 ],
            "CO": [ 1991 ],
            "I0": [ 1493 ],
            "I1": [ 2027 ]
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2007 ],
            "CO": [ 1987 ],
            "I0": [ 1485 ],
            "I1": [ 1821 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029 ],
            "RADDR": [ 2030, 2031, 2032, 2033, 2034, 2035, "0", "0", "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ],
            "RE": [ "1" ],
            "WADDR": [ 2052, 2053, 2054, 2055, 2056, 2057, "0", "0", "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 2058 ],
            "WDATA": [ 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1550 ],
            "I2": [ 1304 ],
            "I3": [ 1475 ],
            "O": [ 2033 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1530 ],
            "I2": [ 1313 ],
            "I3": [ 1475 ],
            "O": [ 2030 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1551 ],
            "I2": [ 1307 ],
            "I3": [ 1475 ],
            "O": [ 2032 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 1310 ],
            "I3": [ 1475 ],
            "O": [ 2031 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1549 ],
            "I2": [ 1301 ],
            "I3": [ 1475 ],
            "O": [ 2034 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2053 ],
            "I3": [ 2031 ],
            "O": [ 2075 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_10_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2064 ],
            "Q": [ 2076 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_11_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2040 ],
            "I2": [ 2077 ],
            "I3": [ 2078 ],
            "O": [ 2079 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_11_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2063 ],
            "I2": [ 2079 ],
            "I3": [ 2080 ],
            "O": [ 2081 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_12_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2062 ],
            "Q": [ 2082 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_13_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2038 ],
            "I2": [ 2083 ],
            "I3": [ 2078 ],
            "O": [ 2084 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_13_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2061 ],
            "I2": [ 2084 ],
            "I3": [ 2080 ],
            "O": [ 2085 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_14_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2060 ],
            "Q": [ 2086 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_15_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2059 ],
            "Q": [ 2087 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_15_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2088 ],
            "I2": [ 2087 ],
            "I3": [ 2089 ],
            "O": [ 2090 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2091 ],
            "I2": [ 2092 ],
            "I3": [ 2093 ],
            "O": [ 2094 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2050 ],
            "I2": [ 2095 ],
            "I3": [ 2078 ],
            "O": [ 2096 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2073 ],
            "I2": [ 2096 ],
            "I3": [ 2080 ],
            "O": [ 2097 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2049 ],
            "I2": [ 2098 ],
            "I3": [ 2078 ],
            "O": [ 2099 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_2_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2072 ],
            "I2": [ 2099 ],
            "I3": [ 2080 ],
            "O": [ 2100 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2048 ],
            "I2": [ 2101 ],
            "I3": [ 2078 ],
            "O": [ 2102 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2071 ],
            "I2": [ 2102 ],
            "I3": [ 2080 ],
            "O": [ 2103 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_4_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2047 ],
            "I2": [ 2104 ],
            "I3": [ 2078 ],
            "O": [ 2105 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_4_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2070 ],
            "I2": [ 2105 ],
            "I3": [ 2080 ],
            "O": [ 2106 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_5_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2046 ],
            "I2": [ 2107 ],
            "I3": [ 2078 ],
            "O": [ 2108 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2069 ],
            "I2": [ 2108 ],
            "I3": [ 2080 ],
            "O": [ 2109 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_6_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2045 ],
            "I2": [ 2110 ],
            "I3": [ 2078 ],
            "O": [ 2111 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2068 ],
            "I1": [ 2111 ],
            "I2": [ 2112 ],
            "I3": [ 2080 ],
            "O": [ 2113 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_7_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2044 ],
            "I2": [ 2114 ],
            "I3": [ 2078 ],
            "O": [ 2115 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_7_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2067 ],
            "I2": [ 2115 ],
            "I3": [ 2080 ],
            "O": [ 2116 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_8_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2043 ],
            "I2": [ 2117 ],
            "I3": [ 2078 ],
            "O": [ 2118 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2066 ],
            "I2": [ 2118 ],
            "I3": [ 2080 ],
            "O": [ 2119 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_9_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2042 ],
            "I2": [ 2120 ],
            "I3": [ 2078 ],
            "O": [ 2121 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_9_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2065 ],
            "I2": [ 2121 ],
            "I3": [ 2080 ],
            "O": [ 2122 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2074 ],
            "Q": [ 2123 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029 ],
            "RADDR": [ 2030, 2031, 2032, 2033, 2034, 2035, "0", "0", "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139 ],
            "RE": [ "1" ],
            "WADDR": [ 2052, 2053, 2054, 2055, 2056, 2057, "0", "0", "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 2058 ],
            "WDATA": [ 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2156 ],
            "Q": [ 2078 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2145 ],
            "Q": [ 2157 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2158 ],
            "I2": [ 2159 ],
            "I3": [ 2160 ],
            "O": [ 2156 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2056 ],
            "I1": [ 2161 ],
            "I2": [ 2034 ],
            "I3": [ 2075 ],
            "O": [ 2160 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2055 ],
            "I1": [ 2052 ],
            "I2": [ 2030 ],
            "I3": [ 2033 ],
            "O": [ 2158 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001001010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2054 ],
            "I1": [ 2053 ],
            "I2": [ 2031 ],
            "I3": [ 2032 ],
            "O": [ 2159 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_11_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2144 ],
            "Q": [ 2162 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_12_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2143 ],
            "Q": [ 2163 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_13_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2126 ],
            "I2": [ 2164 ],
            "I3": [ 2078 ],
            "O": [ 2165 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_13_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 2165 ],
            "I3": [ 2080 ],
            "O": [ 2166 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_14_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2141 ],
            "Q": [ 2167 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_15_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2124 ],
            "I2": [ 2168 ],
            "I3": [ 2078 ],
            "O": [ 2169 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_15_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2140 ],
            "I2": [ 2169 ],
            "I3": [ 2080 ],
            "O": [ 2170 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2138 ],
            "I2": [ 2171 ],
            "I3": [ 2078 ],
            "O": [ 2172 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2154 ],
            "I2": [ 2172 ],
            "I3": [ 2080 ],
            "O": [ 2173 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2153 ],
            "Q": [ 2174 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2136 ],
            "I2": [ 2175 ],
            "I3": [ 2078 ],
            "O": [ 2176 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2152 ],
            "I2": [ 2176 ],
            "I3": [ 2080 ],
            "O": [ 2177 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2151 ],
            "Q": [ 2178 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2150 ],
            "Q": [ 2179 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2149 ],
            "Q": [ 2180 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2148 ],
            "Q": [ 2181 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_8_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2131 ],
            "I2": [ 2182 ],
            "I3": [ 2078 ],
            "O": [ 2183 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 2183 ],
            "I3": [ 2080 ],
            "O": [ 2184 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_9_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2130 ],
            "I2": [ 2185 ],
            "I3": [ 2078 ],
            "O": [ 2186 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_9_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2146 ],
            "I2": [ 2186 ],
            "I3": [ 2080 ],
            "O": [ 2187 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2139 ],
            "I2": [ 2188 ],
            "I3": [ 2078 ],
            "O": [ 2189 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2155 ],
            "I2": [ 2189 ],
            "I3": [ 2080 ],
            "O": [ 2190 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029 ],
            "RADDR": [ 2191, 2192, 2193, 2194, 2195, 2035, "0", "0", "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2088, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210 ],
            "RE": [ "1" ],
            "WADDR": [ 2052, 2053, 2054, 2055, 2056, 2057, "0", "0", "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 2058 ],
            "WDATA": [ 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1533 ],
            "I2": [ 1322 ],
            "I3": [ 1475 ],
            "O": [ 2193 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RADDR_1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1534 ],
            "I2": [ 1325 ],
            "I3": [ 1475 ],
            "O": [ 2192 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1531 ],
            "I2": [ 1316 ],
            "I3": [ 1475 ],
            "O": [ 2195 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RADDR_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1532 ],
            "I2": [ 1319 ],
            "I3": [ 1475 ],
            "O": [ 2194 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_10_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2200 ],
            "I2": [ 2076 ],
            "I3": [ 2089 ],
            "O": [ 2211 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_10_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2064 ],
            "I2": [ 2211 ],
            "I3": [ 2094 ],
            "O": [ 2212 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_11_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2063 ],
            "Q": [ 2077 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_12_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2198 ],
            "I2": [ 2082 ],
            "I3": [ 2089 ],
            "O": [ 2213 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_12_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2062 ],
            "I2": [ 2213 ],
            "I3": [ 2094 ],
            "O": [ 2214 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_13_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2061 ],
            "Q": [ 2083 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_14_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2196 ],
            "I2": [ 2086 ],
            "I3": [ 2089 ],
            "O": [ 2215 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_14_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2060 ],
            "I2": [ 2215 ],
            "I3": [ 2094 ],
            "O": [ 2216 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2217 ],
            "Q": [ 2089 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2218 ],
            "I2": [ 2219 ],
            "I3": [ 2220 ],
            "O": [ 2217 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2052 ],
            "I1": [ 2161 ],
            "I2": [ 2191 ],
            "I3": [ 2221 ],
            "O": [ 2220 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2056 ],
            "I1": [ 2055 ],
            "I2": [ 2194 ],
            "I3": [ 2195 ],
            "O": [ 2218 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001001010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2054 ],
            "I1": [ 2053 ],
            "I2": [ 2192 ],
            "I3": [ 2193 ],
            "O": [ 2219 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2073 ],
            "Q": [ 2095 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2072 ],
            "Q": [ 2098 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2071 ],
            "Q": [ 2101 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2070 ],
            "Q": [ 2104 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2069 ],
            "Q": [ 2107 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2068 ],
            "Q": [ 2110 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2067 ],
            "Q": [ 2114 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2066 ],
            "Q": [ 2117 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_9_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2065 ],
            "Q": [ 2120 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2210 ],
            "I2": [ 2123 ],
            "I3": [ 2089 ],
            "O": [ 2222 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2074 ],
            "I2": [ 2222 ],
            "I3": [ 2094 ],
            "O": [ 2223 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029 ],
            "RADDR": [ 2191, 2192, 2193, 2194, 2195, 2035, "0", "0", "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239 ],
            "RE": [ "1" ],
            "WADDR": [ 2052, 2053, 2054, 2055, 2056, 2057, "0", "0", "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 2058 ],
            "WDATA": [ 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_10_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2229 ],
            "I2": [ 2157 ],
            "I3": [ 2089 ],
            "O": [ 2240 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_10_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2145 ],
            "I2": [ 2240 ],
            "I3": [ 2094 ],
            "O": [ 2241 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_11_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2228 ],
            "I2": [ 2162 ],
            "I3": [ 2089 ],
            "O": [ 2242 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_11_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 2242 ],
            "I3": [ 2094 ],
            "O": [ 2243 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_12_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2227 ],
            "I2": [ 2163 ],
            "I3": [ 2089 ],
            "O": [ 2244 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_12_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2143 ],
            "I2": [ 2244 ],
            "I3": [ 2094 ],
            "O": [ 2245 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_13_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2142 ],
            "Q": [ 2164 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_14_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2225 ],
            "I2": [ 2167 ],
            "I3": [ 2089 ],
            "O": [ 2246 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_14_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2141 ],
            "I2": [ 2246 ],
            "I3": [ 2094 ],
            "O": [ 2247 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_15_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2140 ],
            "Q": [ 2168 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2154 ],
            "Q": [ 2171 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2237 ],
            "I2": [ 2174 ],
            "I3": [ 2089 ],
            "O": [ 2248 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_2_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2153 ],
            "I2": [ 2248 ],
            "I3": [ 2094 ],
            "O": [ 2249 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2152 ],
            "Q": [ 2175 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_4_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2235 ],
            "I2": [ 2178 ],
            "I3": [ 2089 ],
            "O": [ 2250 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_4_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2151 ],
            "I2": [ 2250 ],
            "I3": [ 2094 ],
            "O": [ 2251 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_5_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2234 ],
            "I2": [ 2179 ],
            "I3": [ 2089 ],
            "O": [ 2252 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2150 ],
            "I2": [ 2252 ],
            "I3": [ 2094 ],
            "O": [ 2253 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_6_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2233 ],
            "I2": [ 2180 ],
            "I3": [ 2089 ],
            "O": [ 2254 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2149 ],
            "I2": [ 2254 ],
            "I3": [ 2094 ],
            "O": [ 2255 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_7_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2232 ],
            "I2": [ 2181 ],
            "I3": [ 2089 ],
            "O": [ 2256 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_7_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2148 ],
            "I2": [ 2256 ],
            "I3": [ 2094 ],
            "O": [ 2257 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2147 ],
            "Q": [ 2182 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_9_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2146 ],
            "Q": [ 2185 ]
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2155 ],
            "Q": [ 2188 ]
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2258 ],
            "Q": [ 2259 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2259 ],
            "Q": [ 2057 ]
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFF_D_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2057 ],
            "I2": [ 2058 ],
            "I3": [ 2035 ],
            "O": [ 2161 ]
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFF_D_Q_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1535 ],
            "I2": [ 1331 ],
            "I3": [ 1475 ],
            "O": [ 2191 ]
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFF_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2053 ],
            "I3": [ 2192 ],
            "O": [ 2221 ]
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2259 ],
            "I1": [ 2260 ],
            "I2": [ 2261 ],
            "I3": [ 2262 ],
            "O": [ 2258 ]
          }
        },
        "cpu_I._zz_104__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1821 ],
            "E": [ 2263 ],
            "Q": [ 943 ]
          }
        },
        "cpu_I._zz_114__SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2264 ],
            "Q": [ 2056 ]
          }
        },
        "cpu_I._zz_114__SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2265 ],
            "Q": [ 2055 ]
          }
        },
        "cpu_I._zz_114__SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2266 ],
            "Q": [ 2054 ]
          }
        },
        "cpu_I._zz_114__SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2267 ],
            "Q": [ 2053 ]
          }
        },
        "cpu_I._zz_114__SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2268 ],
            "Q": [ 2052 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2269 ],
            "Q": [ 2155 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2270 ],
            "Q": [ 2147 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2271 ],
            "Q": [ 2150 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2272 ],
            "Q": [ 2142 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2273 ],
            "Q": [ 2152 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2274 ],
            "Q": [ 2144 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2275 ],
            "Q": [ 2148 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2276 ],
            "Q": [ 2140 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2277 ],
            "Q": [ 2074 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2278 ],
            "Q": [ 2066 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2279 ],
            "Q": [ 2070 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2280 ],
            "Q": [ 2062 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2281 ],
            "Q": [ 2151 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2282 ],
            "Q": [ 2072 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2283 ],
            "Q": [ 2064 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2284 ],
            "Q": [ 2068 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2285 ],
            "Q": [ 2060 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2286 ],
            "Q": [ 2073 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2287 ],
            "Q": [ 2065 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2288 ],
            "Q": [ 2069 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2289 ],
            "Q": [ 2061 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2290 ],
            "Q": [ 2071 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2291 ],
            "Q": [ 2063 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2292 ],
            "Q": [ 2143 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2293 ],
            "Q": [ 2067 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2294 ],
            "Q": [ 2059 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2295 ],
            "Q": [ 2153 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2296 ],
            "Q": [ 2145 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2297 ],
            "Q": [ 2149 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2298 ],
            "Q": [ 2141 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2299 ],
            "Q": [ 2154 ]
          }
        },
        "cpu_I._zz_115__SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2300 ],
            "Q": [ 2146 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2301 ],
            "Q": [ 2302 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 2055 ],
            "I2": [ 2302 ],
            "I3": [ 2303 ],
            "O": [ 2092 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1531 ],
            "I3": [ 2056 ],
            "O": [ 2303 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1534 ],
            "I1": [ 2053 ],
            "I2": [ 2304 ],
            "I3": [ 2305 ],
            "O": [ 2093 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1533 ],
            "I1": [ 1535 ],
            "I2": [ 2054 ],
            "I3": [ 2052 ],
            "O": [ 2091 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1533 ],
            "I3": [ 2054 ],
            "O": [ 2304 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1531 ],
            "I3": [ 2056 ],
            "O": [ 2305 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1551 ],
            "I2": [ 2054 ],
            "I3": [ 2302 ],
            "O": [ 2306 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1530 ],
            "I1": [ 2052 ],
            "I2": [ 2306 ],
            "I3": [ 2307 ],
            "O": [ 2080 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2129 ],
            "I2": [ 2157 ],
            "I3": [ 2078 ],
            "O": [ 2308 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 2053 ],
            "I2": [ 2309 ],
            "I3": [ 2310 ],
            "O": [ 2307 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "I2": [ 2055 ],
            "I3": [ 2054 ],
            "O": [ 2309 ]
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1549 ],
            "I1": [ 1550 ],
            "I2": [ 2056 ],
            "I3": [ 2055 ],
            "O": [ 2310 ]
          }
        },
        "cpu_I._zz_169__SB_DFFSS_D": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2301 ],
            "Q": [ 2058 ],
            "S": [ 2311 ]
          }
        },
        "cpu_I._zz_169__SB_DFFSS_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2058 ],
            "O": [ 2029 ]
          }
        },
        "cpu_I._zz_169__SB_DFFSS_D_S_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ "0" ],
            "Q": [ 2311 ],
            "S": [ 127 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1535 ],
            "I2": [ 2268 ],
            "I3": [ 2301 ],
            "O": [ 2312 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1551 ],
            "I1": [ 2266 ],
            "I2": [ 2313 ],
            "I3": [ 2301 ],
            "O": [ 2314 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1530 ],
            "I3": [ 2268 ],
            "O": [ 2313 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2315 ],
            "I1": [ 2316 ],
            "I2": [ 2317 ],
            "I3": [ 2314 ],
            "O": [ 2112 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2145 ],
            "I2": [ 2308 ],
            "I3": [ 2080 ],
            "O": [ 2318 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1549 ],
            "I1": [ 1552 ],
            "I2": [ 2264 ],
            "I3": [ 2267 ],
            "O": [ 2315 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1552 ],
            "I2": [ 2265 ],
            "I3": [ 2267 ],
            "O": [ 2316 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1549 ],
            "I1": [ 1530 ],
            "I2": [ 2264 ],
            "I3": [ 2268 ],
            "O": [ 2317 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1533 ],
            "I1": [ 2266 ],
            "I2": [ 2319 ],
            "I3": [ 2312 ],
            "O": [ 2320 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2321 ],
            "I2": [ 2322 ],
            "I3": [ 2320 ],
            "O": [ 2323 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2059 ],
            "I2": [ 2090 ],
            "I3": [ 2094 ],
            "O": [ 2324 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 1534 ],
            "I2": [ 2264 ],
            "I3": [ 2267 ],
            "O": [ 2321 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1535 ],
            "I2": [ 2265 ],
            "I3": [ 2268 ],
            "O": [ 2322 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 1534 ],
            "I2": [ 2264 ],
            "I3": [ 2267 ],
            "O": [ 2319 ]
          }
        },
        "cpu_I._zz_169__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2325 ],
            "I3": [ 2326 ],
            "O": [ 2301 ]
          }
        },
        "cpu_I._zz_196__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1537 ],
            "E": [ 2263 ],
            "Q": [ 964 ]
          }
        },
        "cpu_I._zz_198__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1362 ],
            "O": [ 2327 ]
          }
        },
        "cpu_I._zz_1__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1543 ],
            "I2": [ 2328 ],
            "I3": [ 2329 ],
            "O": [ 2330 ]
          }
        },
        "cpu_I._zz_1__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2328 ],
            "I3": [ 2329 ],
            "O": [ 2331 ]
          }
        },
        "cpu_I._zz_209__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2328 ],
            "I3": [ 2332 ],
            "O": [ 2333 ]
          }
        },
        "cpu_I._zz_209__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1537 ],
            "I1": [ 1362 ],
            "I2": [ 2334 ],
            "I3": [ 2335 ],
            "O": [ 2332 ]
          }
        },
        "cpu_I._zz_210__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1362 ],
            "I3": [ 2336 ],
            "O": [ 2337 ]
          }
        },
        "cpu_I._zz_210__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1363 ],
            "I3": [ 1543 ],
            "O": [ 2336 ]
          }
        },
        "cpu_I._zz_211__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1536 ],
            "I1": [ 2329 ],
            "I2": [ 2338 ],
            "I3": [ 2334 ],
            "O": [ 2339 ]
          }
        },
        "cpu_I._zz_212__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000011011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1536 ],
            "I1": [ 1537 ],
            "I2": [ 1362 ],
            "I3": [ 1543 ],
            "O": [ 2340 ]
          }
        },
        "cpu_I._zz_213__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1548 ],
            "I1": [ 1536 ],
            "I2": [ 2329 ],
            "I3": [ 2338 ],
            "O": [ 2341 ]
          }
        },
        "cpu_I._zz_213__SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1543 ],
            "I2": [ 1364 ],
            "I3": [ 2338 ],
            "O": [ 2342 ]
          }
        },
        "cpu_I._zz_213__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1536 ],
            "I2": [ 1362 ],
            "I3": [ 2328 ],
            "O": [ 2343 ]
          }
        },
        "cpu_I._zz_213__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1363 ],
            "I3": [ 2328 ],
            "O": [ 2338 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2345 ],
            "I2": [ 2346 ],
            "I3": [ 2347 ],
            "O": [ 2348 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2349 ],
            "I2": [ 2350 ],
            "I3": [ 2351 ],
            "O": [ 2352 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2353 ],
            "I3": [ 2354 ],
            "O": [ 2355 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2356 ],
            "I3": [ 2357 ],
            "O": [ 2358 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2360 ],
            "I3": [ 2361 ],
            "O": [ 2357 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2363 ],
            "I3": [ 2364 ],
            "O": [ 2360 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2364 ],
            "I3": [ 2365 ],
            "O": [ 2366 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2368 ],
            "I3": [ 2369 ],
            "O": [ 2365 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2370 ],
            "I3": [ 2371 ],
            "O": [ 2364 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2373 ],
            "I3": [ 2374 ],
            "O": [ 2375 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2376 ],
            "I3": [ 2377 ],
            "O": [ 2368 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2379 ],
            "I3": [ 2380 ],
            "O": [ 2381 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2382 ],
            "I3": [ 2383 ],
            "O": [ 2373 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2384 ],
            "I3": [ 2385 ],
            "O": [ 2374 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2386 ],
            "I3": [ 2387 ],
            "O": [ 2376 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2388 ],
            "I3": [ 2389 ],
            "O": [ 2369 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2390 ],
            "I3": [ 2391 ],
            "O": [ 2371 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2392 ],
            "I3": [ 2393 ],
            "O": [ 2377 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2394 ],
            "I3": [ 2395 ],
            "O": [ 2388 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2396 ],
            "I3": [ 2397 ],
            "O": [ 2389 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2398 ],
            "I3": [ 2399 ],
            "O": [ 2391 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2400 ],
            "I3": [ 2401 ],
            "O": [ 2402 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2403 ],
            "I3": [ 2404 ],
            "O": [ 2401 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2405 ],
            "I3": [ 2406 ],
            "O": [ 2403 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2375 ],
            "I3": [ 2368 ],
            "O": [ 2407 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2371 ],
            "I3": [ 2369 ],
            "O": [ 2406 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2408 ],
            "I3": [ 2400 ],
            "O": [ 2409 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2362 ],
            "I2": [ 2410 ],
            "I3": [ 2411 ],
            "O": [ 2400 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2410 ],
            "I3": [ 2412 ],
            "O": [ 2413 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2356 ],
            "O": [ 2414 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2410 ],
            "I3": [ 2415 ],
            "O": [ 2356 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2410 ],
            "I3": [ 2416 ],
            "O": [ 2417 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2353 ],
            "O": [ 2418 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2419 ],
            "I3": [ 2420 ],
            "O": [ 2354 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2410 ],
            "I3": [ 2421 ],
            "O": [ 2353 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2421 ],
            "I3": [ 2420 ],
            "O": [ 2422 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2344 ],
            "I3": [ 2410 ],
            "O": [ 2408 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2411 ],
            "I3": [ 2423 ],
            "O": [ 2421 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2424 ],
            "O": [ 2425 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2426 ],
            "O": [ 2427 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2428 ],
            "I2": [ 2429 ],
            "I3": [ 2422 ],
            "O": [ 2430 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2431 ],
            "O": [ 2432 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2433 ],
            "O": [ 2434 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2435 ],
            "O": [ 2436 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2437 ],
            "O": [ 2438 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2439 ],
            "O": [ 2440 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2441 ],
            "I2": [ 2442 ],
            "I3": [ 2443 ],
            "O": [ 2444 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2422 ],
            "O": [ 2445 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2351 ],
            "O": [ 2446 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2443 ],
            "O": [ 2447 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2408 ],
            "I3": [ 2347 ],
            "O": [ 2448 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2362 ],
            "I2": [ 2449 ],
            "I3": [ 2450 ],
            "O": [ 2428 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2359 ],
            "I3": [ 2419 ],
            "O": [ 2429 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2406 ],
            "I3": [ 2407 ],
            "O": [ 2420 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2405 ],
            "I3": [ 2451 ],
            "O": [ 2419 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2452 ],
            "I3": [ 2453 ],
            "O": [ 2449 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2454 ],
            "I3": [ 2455 ],
            "O": [ 2450 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2456 ],
            "I3": [ 2457 ],
            "O": [ 2455 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2458 ],
            "I3": [ 2456 ],
            "O": [ 2459 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2398 ],
            "I3": [ 2399 ],
            "O": [ 2458 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2396 ],
            "I3": [ 2397 ],
            "O": [ 2456 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2457 ],
            "I3": [ 2460 ],
            "O": [ 2461 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2394 ],
            "I3": [ 2395 ],
            "O": [ 2457 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2392 ],
            "I3": [ 2393 ],
            "O": [ 2460 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2462 ],
            "I3": [ 2463 ],
            "O": [ 2464 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2465 ],
            "I3": [ 2466 ],
            "O": [ 2452 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 1251 ],
            "I3": [ 2467 ],
            "O": [ 2468 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2469 ],
            "I3": [ 2470 ],
            "O": [ 2462 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2471 ],
            "I3": [ 2472 ],
            "O": [ 2465 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2473 ],
            "I3": [ 2474 ],
            "O": [ 2463 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2475 ],
            "I3": [ 2439 ],
            "O": [ 2476 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2412 ],
            "I3": [ 2477 ],
            "O": [ 2478 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2410 ],
            "I3": [ 2479 ],
            "O": [ 2412 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_30_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2480 ],
            "I3": [ 2481 ],
            "O": [ 2477 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2416 ],
            "I3": [ 2482 ],
            "O": [ 2483 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2410 ],
            "I3": [ 2484 ],
            "O": [ 2416 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_31_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2485 ],
            "I3": [ 2486 ],
            "O": [ 2482 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2485 ],
            "I3": [ 2487 ],
            "O": [ 2475 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2488 ],
            "I3": [ 2489 ],
            "O": [ 2487 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2490 ],
            "I3": [ 2491 ],
            "O": [ 2485 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2492 ],
            "I3": [ 2493 ],
            "O": [ 2494 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2495 ],
            "I3": [ 2496 ],
            "O": [ 2491 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2390 ],
            "I3": [ 2497 ],
            "O": [ 2495 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2498 ],
            "I3": [ 2499 ],
            "O": [ 2496 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2377 ],
            "I3": [ 2388 ],
            "O": [ 2492 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2389 ],
            "I3": [ 2391 ],
            "O": [ 2493 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2500 ],
            "I3": [ 2501 ],
            "O": [ 2490 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2459 ],
            "I3": [ 2461 ],
            "O": [ 2489 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2502 ],
            "I3": [ 2503 ],
            "O": [ 2500 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2504 ],
            "I3": [ 2505 ],
            "O": [ 2501 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2484 ],
            "I3": [ 2486 ],
            "O": [ 2439 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2410 ],
            "I3": [ 2506 ],
            "O": [ 2484 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2507 ],
            "I3": [ 2494 ],
            "O": [ 2486 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2508 ],
            "I3": [ 2509 ],
            "O": [ 2506 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2510 ],
            "I3": [ 2511 ],
            "O": [ 2507 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2512 ],
            "I2": [ 2513 ],
            "I3": [ 2437 ],
            "O": [ 2514 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2362 ],
            "I2": [ 2515 ],
            "I3": [ 2516 ],
            "O": [ 2512 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2359 ],
            "I3": [ 2360 ],
            "O": [ 2513 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2363 ],
            "I3": [ 2515 ],
            "O": [ 2517 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2363 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2520 ],
            "I3": [ 2455 ],
            "O": [ 2515 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2497 ],
            "I3": [ 2498 ],
            "O": [ 2370 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2502 ],
            "I3": [ 2499 ],
            "O": [ 2518 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2521 ],
            "I3": [ 2522 ],
            "O": [ 2390 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2523 ],
            "I3": [ 2524 ],
            "O": [ 2497 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2525 ],
            "I3": [ 2526 ],
            "O": [ 2498 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2527 ],
            "I3": [ 2528 ],
            "O": [ 2499 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2503 ],
            "I3": [ 2504 ],
            "O": [ 2519 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2505 ],
            "I3": [ 2458 ],
            "O": [ 2520 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2527 ],
            "I3": [ 2528 ],
            "O": [ 2502 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2525 ],
            "I3": [ 2526 ],
            "O": [ 2503 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2523 ],
            "I3": [ 2524 ],
            "O": [ 2504 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2521 ],
            "I3": [ 2522 ],
            "O": [ 2505 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2454 ],
            "I3": [ 2453 ],
            "O": [ 2516 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2464 ],
            "I3": [ 2452 ],
            "O": [ 2529 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2530 ],
            "I3": [ 2460 ],
            "O": [ 2454 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2531 ],
            "I3": [ 2532 ],
            "O": [ 2453 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2530 ],
            "I3": [ 2531 ],
            "O": [ 2533 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2466 ],
            "I3": [ 2532 ],
            "O": [ 2534 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2535 ],
            "I2": [ 2536 ],
            "I3": [ 2537 ],
            "O": [ 2367 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2386 ],
            "I3": [ 2387 ],
            "O": [ 2530 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2384 ],
            "I3": [ 2385 ],
            "O": [ 2531 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2415 ],
            "I3": [ 2361 ],
            "O": [ 2437 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2410 ],
            "I3": [ 2538 ],
            "O": [ 2415 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2539 ],
            "I3": [ 2365 ],
            "O": [ 2361 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2367 ],
            "I1": [ 2410 ],
            "I2": [ 2540 ],
            "I3": [ 2541 ],
            "O": [ 2538 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2542 ],
            "I3": [ 2375 ],
            "O": [ 2539 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2410 ],
            "I3": [ 2540 ],
            "O": [ 2411 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2541 ],
            "I3": [ 2542 ],
            "O": [ 2423 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2372 ],
            "I3": [ 2543 ],
            "O": [ 2540 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2544 ],
            "I3": [ 2545 ],
            "O": [ 2541 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2546 ],
            "I3": [ 2381 ],
            "O": [ 2542 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 1251 ],
            "I3": [ 2467 ],
            "O": [ 2543 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2469 ],
            "I3": [ 2470 ],
            "O": [ 2544 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2547 ],
            "I3": [ 2435 ],
            "O": [ 2548 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2480 ],
            "I3": [ 2549 ],
            "O": [ 2547 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2479 ],
            "I3": [ 2481 ],
            "O": [ 2435 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2550 ],
            "I3": [ 2551 ],
            "O": [ 2549 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2552 ],
            "I3": [ 2553 ],
            "O": [ 2480 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2554 ],
            "I2": [ 2555 ],
            "I3": [ 2433 ],
            "O": [ 2556 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2362 ],
            "I2": [ 2451 ],
            "I3": [ 2450 ],
            "O": [ 2554 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2359 ],
            "I3": [ 2403 ],
            "O": [ 2555 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2370 ],
            "I3": [ 2518 ],
            "O": [ 2405 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2519 ],
            "I3": [ 2520 ],
            "O": [ 2451 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2557 ],
            "I2": [ 2411 ],
            "I3": [ 2404 ],
            "O": [ 2433 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2423 ],
            "I3": [ 2407 ],
            "O": [ 2404 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2410 ],
            "O": [ 2557 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2431 ],
            "I3": [ 2558 ],
            "O": [ 2559 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2560 ],
            "I3": [ 2561 ],
            "O": [ 2558 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2410 ],
            "I3": [ 2562 ],
            "O": [ 2431 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2359 ],
            "I3": [ 2560 ],
            "O": [ 2346 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2362 ],
            "I2": [ 2563 ],
            "I3": [ 2488 ],
            "O": [ 2345 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2562 ],
            "I3": [ 2561 ],
            "O": [ 2347 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2564 ],
            "I2": [ 2565 ],
            "I3": [ 2566 ],
            "O": [ 2344 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2490 ],
            "I3": [ 2489 ],
            "O": [ 2560 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2506 ],
            "I3": [ 2507 ],
            "O": [ 2562 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2491 ],
            "I3": [ 2494 ],
            "O": [ 2561 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2426 ],
            "I3": [ 2567 ],
            "O": [ 2568 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2517 ],
            "I3": [ 2366 ],
            "O": [ 2567 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2410 ],
            "I3": [ 2569 ],
            "O": [ 2426 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2569 ],
            "I3": [ 2366 ],
            "O": [ 2443 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2362 ],
            "I2": [ 2529 ],
            "I3": [ 2516 ],
            "O": [ 2441 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2359 ],
            "I3": [ 2517 ],
            "O": [ 2442 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2538 ],
            "I3": [ 2539 ],
            "O": [ 2569 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2424 ],
            "I3": [ 2570 ],
            "O": [ 2571 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2572 ],
            "I3": [ 2573 ],
            "O": [ 2570 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2410 ],
            "I3": [ 2574 ],
            "O": [ 2424 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2574 ],
            "I3": [ 2573 ],
            "O": [ 2351 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2359 ],
            "I3": [ 2572 ],
            "O": [ 2350 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2359 ],
            "I1": [ 2362 ],
            "I2": [ 2575 ],
            "I3": [ 2551 ],
            "O": [ 2349 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2576 ],
            "I3": [ 2534 ],
            "O": [ 2575 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2577 ],
            "I3": [ 2576 ],
            "O": [ 2563 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2534 ],
            "I3": [ 2533 ],
            "O": [ 2488 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2578 ],
            "I2": [ 2579 ],
            "I3": [ 2580 ],
            "O": [ 2359 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2581 ],
            "I2": [ 2582 ],
            "I3": [ 2583 ],
            "O": [ 2362 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2468 ],
            "I3": [ 2462 ],
            "O": [ 2577 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2465 ],
            "I3": [ 2463 ],
            "O": [ 2576 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2501 ],
            "I3": [ 2459 ],
            "O": [ 2550 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2533 ],
            "I3": [ 2461 ],
            "O": [ 2551 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2584 ],
            "I3": [ 2585 ],
            "O": [ 2574 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2410 ],
            "I3": [ 2584 ],
            "O": [ 2479 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2585 ],
            "I3": [ 2586 ],
            "O": [ 2481 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2410 ],
            "I3": [ 2508 ],
            "O": [ 2584 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2543 ],
            "I3": [ 2544 ],
            "O": [ 2508 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2545 ],
            "I3": [ 2546 ],
            "O": [ 2509 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2473 ],
            "I3": [ 2474 ],
            "O": [ 2545 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2471 ],
            "I3": [ 2472 ],
            "O": [ 2546 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2509 ],
            "I3": [ 2510 ],
            "O": [ 2585 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2511 ],
            "I3": [ 2492 ],
            "O": [ 2586 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2381 ],
            "I3": [ 2373 ],
            "O": [ 2510 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2374 ],
            "I3": [ 2376 ],
            "O": [ 2511 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2552 ],
            "I3": [ 2550 ],
            "O": [ 2572 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2553 ],
            "I3": [ 2586 ],
            "O": [ 2573 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2500 ],
            "I3": [ 2496 ],
            "O": [ 2552 ]
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2495 ],
            "I3": [ 2493 ],
            "O": [ 2553 ]
          }
        },
        "cpu_I._zz_217__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1543 ],
            "I2": [ 2328 ],
            "I3": [ 2587 ],
            "O": [ 2588 ]
          }
        },
        "cpu_I._zz_217__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1548 ],
            "I1": [ 1536 ],
            "I2": [ 1363 ],
            "I3": [ 2329 ],
            "O": [ 2587 ]
          }
        },
        "cpu_I._zz_218__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1337 ],
            "E": [ 1472 ],
            "Q": [ 2329 ]
          }
        },
        "cpu_I._zz_223__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1364 ],
            "I2": [ 2331 ],
            "I3": [ 2589 ],
            "O": [ 2590 ]
          }
        },
        "cpu_I._zz_223__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1537 ],
            "I1": [ 1362 ],
            "I2": [ 1363 ],
            "I3": [ 1543 ],
            "O": [ 2589 ]
          }
        },
        "cpu_I._zz_224__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1363 ],
            "I2": [ 1543 ],
            "I3": [ 1364 ],
            "O": [ 2591 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2592 ],
            "I3": [ 2593 ],
            "O": [ 2594 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2595 ],
            "I3": [ 2596 ],
            "O": [ 2597 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2598 ],
            "I3": [ 2599 ],
            "O": [ 2600 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2601 ],
            "I1": [ 2602 ],
            "I2": [ 2603 ],
            "I3": [ 2604 ],
            "O": [ 2598 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2605 ],
            "CO": [ 2599 ],
            "I0": [ "0" ],
            "I1": [ 2606 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2607 ],
            "I3": [ 2608 ],
            "O": [ 2609 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2610 ],
            "I1": [ 2602 ],
            "I2": [ 2611 ],
            "I3": [ 2604 ],
            "O": [ 2607 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2599 ],
            "CO": [ 2608 ],
            "I0": [ "0" ],
            "I1": [ 2598 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2612 ],
            "I3": [ 2613 ],
            "O": [ 2614 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2615 ],
            "I1": [ 2602 ],
            "I2": [ 2616 ],
            "I3": [ 2604 ],
            "O": [ 2612 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2608 ],
            "CO": [ 2613 ],
            "I0": [ "0" ],
            "I1": [ 2607 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2617 ],
            "I3": [ 2618 ],
            "O": [ 2619 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2620 ],
            "I1": [ 2602 ],
            "I2": [ 2621 ],
            "I3": [ 2604 ],
            "O": [ 2617 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2613 ],
            "CO": [ 2618 ],
            "I0": [ "0" ],
            "I1": [ 2612 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2622 ],
            "I3": [ 2623 ],
            "O": [ 2624 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2625 ],
            "I1": [ 2602 ],
            "I2": [ 2626 ],
            "I3": [ 2604 ],
            "O": [ 2622 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2618 ],
            "CO": [ 2623 ],
            "I0": [ "0" ],
            "I1": [ 2617 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2627 ],
            "I3": [ 2628 ],
            "O": [ 2629 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2630 ],
            "I1": [ 2602 ],
            "I2": [ 2631 ],
            "I3": [ 2604 ],
            "O": [ 2627 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2623 ],
            "CO": [ 2628 ],
            "I0": [ "0" ],
            "I1": [ 2622 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2632 ],
            "I3": [ 2633 ],
            "O": [ 2634 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2635 ],
            "I1": [ 2602 ],
            "I2": [ 2636 ],
            "I3": [ 2604 ],
            "O": [ 2632 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2628 ],
            "CO": [ 2633 ],
            "I0": [ "0" ],
            "I1": [ 2627 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2637 ],
            "I3": [ 2638 ],
            "O": [ 2639 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2640 ],
            "I1": [ 2602 ],
            "I2": [ 2641 ],
            "I3": [ 2604 ],
            "O": [ 2637 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_17_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2633 ],
            "CO": [ 2638 ],
            "I0": [ "0" ],
            "I1": [ 2632 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2642 ],
            "I3": [ 2643 ],
            "O": [ 2644 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2645 ],
            "I1": [ 2602 ],
            "I2": [ 2646 ],
            "I3": [ 2604 ],
            "O": [ 2642 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_18_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2638 ],
            "CO": [ 2643 ],
            "I0": [ "0" ],
            "I1": [ 2637 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2647 ],
            "I3": [ 2648 ],
            "O": [ 2649 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2650 ],
            "I1": [ 2602 ],
            "I2": [ 2651 ],
            "I3": [ 2604 ],
            "O": [ 2647 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_19_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2643 ],
            "CO": [ 2648 ],
            "I0": [ "0" ],
            "I1": [ 2642 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2652 ],
            "I2": [ 2653 ],
            "I3": [ 2604 ],
            "O": [ 2595 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2654 ],
            "CO": [ 2596 ],
            "I0": [ "0" ],
            "I1": [ 2655 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2656 ],
            "I3": [ 2657 ],
            "O": [ 2658 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2659 ],
            "I3": [ 2660 ],
            "O": [ 2661 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2662 ],
            "I1": [ 2602 ],
            "I2": [ 2663 ],
            "I3": [ 2604 ],
            "O": [ 2659 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_20_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2648 ],
            "CO": [ 2660 ],
            "I0": [ "0" ],
            "I1": [ 2647 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2664 ],
            "I3": [ 2665 ],
            "O": [ 2666 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2667 ],
            "I2": [ 2668 ],
            "I3": [ 2604 ],
            "O": [ 2664 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_21_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2665 ],
            "I0": [ 2604 ],
            "I1": [ 2669 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_21_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2604 ],
            "I3": [ 2670 ],
            "O": [ 2669 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2671 ],
            "I3": [ 2672 ],
            "O": [ 2673 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2674 ],
            "I1": [ 2602 ],
            "I2": [ 2675 ],
            "I3": [ 2604 ],
            "O": [ 2671 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_22_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2660 ],
            "CO": [ 2672 ],
            "I0": [ "0" ],
            "I1": [ 2659 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2676 ],
            "I3": [ 2677 ],
            "O": [ 2678 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2679 ],
            "I1": [ 2602 ],
            "I2": [ 2680 ],
            "I3": [ 2604 ],
            "O": [ 2676 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_23_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2672 ],
            "CO": [ 2677 ],
            "I0": [ "0" ],
            "I1": [ 2671 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2681 ],
            "I3": [ 2682 ],
            "O": [ 2683 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2684 ],
            "I2": [ 2685 ],
            "I3": [ 2604 ],
            "O": [ 2681 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_24_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2665 ],
            "CO": [ 2682 ],
            "I0": [ "0" ],
            "I1": [ 2664 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2686 ],
            "I3": [ 2687 ],
            "O": [ 2688 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2689 ],
            "I2": [ 2690 ],
            "I3": [ 2604 ],
            "O": [ 2686 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_25_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2682 ],
            "CO": [ 2687 ],
            "I0": [ "0" ],
            "I1": [ 2681 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2691 ],
            "I3": [ 2692 ],
            "O": [ 2693 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2694 ],
            "I2": [ 2695 ],
            "I3": [ 2604 ],
            "O": [ 2691 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_26_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2687 ],
            "CO": [ 2692 ],
            "I0": [ "0" ],
            "I1": [ 2686 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2696 ],
            "I3": [ 2697 ],
            "O": [ 2698 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2699 ],
            "I2": [ 2700 ],
            "I3": [ 2604 ],
            "O": [ 2696 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_27_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2692 ],
            "CO": [ 2697 ],
            "I0": [ "0" ],
            "I1": [ 2691 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2701 ],
            "I3": [ 2702 ],
            "O": [ 2703 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2704 ],
            "I2": [ 2705 ],
            "I3": [ 2604 ],
            "O": [ 2701 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_28_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2697 ],
            "CO": [ 2702 ],
            "I0": [ "0" ],
            "I1": [ 2696 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2706 ],
            "I3": [ 2707 ],
            "O": [ 2708 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2709 ],
            "I2": [ 2710 ],
            "I3": [ 2604 ],
            "O": [ 2706 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_29_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2702 ],
            "CO": [ 2707 ],
            "I0": [ "0" ],
            "I1": [ 2701 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2711 ],
            "I2": [ 2712 ],
            "I3": [ 2604 ],
            "O": [ 2656 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2596 ],
            "CO": [ 2657 ],
            "I0": [ "0" ],
            "I1": [ 2595 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2713 ],
            "I3": [ 2714 ],
            "O": [ 2715 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2655 ],
            "I3": [ 2654 ],
            "O": [ 2716 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2717 ],
            "I2": [ 2718 ],
            "I3": [ 2604 ],
            "O": [ 2655 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_30_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2707 ],
            "CO": [ 2654 ],
            "I0": [ "0" ],
            "I1": [ 2706 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2602 ],
            "I2": [ 2719 ],
            "I3": [ 2720 ],
            "O": [ 2670 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2721 ],
            "I2": [ 2722 ],
            "I3": [ 2604 ],
            "O": [ 2713 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2657 ],
            "CO": [ 2714 ],
            "I0": [ "0" ],
            "I1": [ 2656 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2723 ],
            "I3": [ 2724 ],
            "O": [ 2725 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2726 ],
            "I2": [ 2727 ],
            "I3": [ 2604 ],
            "O": [ 2723 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2714 ],
            "CO": [ 2724 ],
            "I0": [ "0" ],
            "I1": [ 2713 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2728 ],
            "I3": [ 2729 ],
            "O": [ 2730 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2731 ],
            "I1": [ 2602 ],
            "I2": [ 2732 ],
            "I3": [ 2604 ],
            "O": [ 2728 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2724 ],
            "CO": [ 2729 ],
            "I0": [ "0" ],
            "I1": [ 2723 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2733 ],
            "I3": [ 2734 ],
            "O": [ 2735 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2736 ],
            "I1": [ 2602 ],
            "I2": [ 2737 ],
            "I3": [ 2604 ],
            "O": [ 2733 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2729 ],
            "CO": [ 2734 ],
            "I0": [ "0" ],
            "I1": [ 2728 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2738 ],
            "I3": [ 2739 ],
            "O": [ 2740 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2741 ],
            "I1": [ 2602 ],
            "I2": [ 2742 ],
            "I3": [ 2604 ],
            "O": [ 2738 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2734 ],
            "CO": [ 2739 ],
            "I0": [ "0" ],
            "I1": [ 2733 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2743 ],
            "I3": [ 2744 ],
            "O": [ 2745 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2746 ],
            "I1": [ 2602 ],
            "I2": [ 2747 ],
            "I3": [ 2604 ],
            "O": [ 2743 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2739 ],
            "CO": [ 2744 ],
            "I0": [ "0" ],
            "I1": [ 2738 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2606 ],
            "I3": [ 2605 ],
            "O": [ 2748 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2749 ],
            "I1": [ 2602 ],
            "I2": [ 2750 ],
            "I3": [ 2604 ],
            "O": [ 2606 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2744 ],
            "CO": [ 2605 ],
            "I0": [ "0" ],
            "I1": [ 2743 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2751 ],
            "I1": [ 2602 ],
            "I2": [ 2752 ],
            "I3": [ 2604 ],
            "O": [ 2592 ]
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2677 ],
            "CO": [ 2593 ],
            "I0": [ "0" ],
            "I1": [ 2676 ]
          }
        },
        "cpu_I._zz_278__SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1223 ],
            "E": [ 1040 ],
            "Q": [ 2753 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_278__SB_DFFER_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 2753 ],
            "O": [ 2754 ]
          }
        },
        "cpu_I._zz_278__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2474 ],
            "I3": [ 2755 ],
            "O": [ 1223 ]
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2756 ],
            "I1": [ 968 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2473 ]
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 956 ],
            "I1": [ 2759 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2474 ]
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1173 ],
            "I2": [ 1034 ],
            "I3": [ 2754 ],
            "O": [ 2755 ]
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2760 ],
            "I3": [ 2761 ],
            "O": [ 2762 ]
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2474 ],
            "I3": [ 2362 ],
            "O": [ 2760 ]
          }
        },
        "cpu_I._zz_279__SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2763 ],
            "E": [ 1040 ],
            "Q": [ 2764 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_279__SB_DFFER_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1111 ],
            "I1": [ 1175 ],
            "I2": [ 1034 ],
            "I3": [ 1043 ],
            "O": [ 2765 ]
          }
        },
        "cpu_I._zz_279__SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2261 ],
            "I2": [ 2763 ],
            "I3": [ 2766 ],
            "O": [ 2767 ]
          }
        },
        "cpu_I._zz_279__SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1111 ],
            "I1": [ 2768 ],
            "I2": [ 2763 ],
            "I3": [ 1052 ],
            "O": [ 1110 ]
          }
        },
        "cpu_I._zz_279__SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2260 ],
            "I2": [ 2035 ],
            "I3": [ 1475 ],
            "O": [ 2766 ]
          }
        },
        "cpu_I._zz_279__SB_LUT4_I2_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2767 ],
            "Q": [ 2035 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_279__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2470 ],
            "I3": [ 2769 ],
            "O": [ 2763 ]
          }
        },
        "cpu_I._zz_279__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 958 ],
            "I1": [ 2770 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2470 ]
          }
        },
        "cpu_I._zz_279__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 2771 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2469 ]
          }
        },
        "cpu_I._zz_280__SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2262 ],
            "E": [ 1040 ],
            "Q": [ 2772 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 1029 ],
            "I2": [ 2772 ],
            "I3": [ 2773 ],
            "O": [ 2774 ]
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111101001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2775 ],
            "I3": [ 2776 ],
            "O": [ 2777 ]
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2778 ],
            "I3": [ 2779 ],
            "O": [ 2780 ]
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2781 ],
            "I3": [ 2782 ],
            "O": [ 2776 ]
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 1034 ],
            "I2": [ 1176 ],
            "I3": [ 1043 ],
            "O": [ 2773 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 2768 ],
            "I2": [ 2262 ],
            "I3": [ 1052 ],
            "O": [ 1112 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1223 ],
            "I3": [ 2783 ],
            "O": [ 1106 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 2784 ],
            "I3": [ 1039 ],
            "O": [ 1105 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1146 ],
            "I3": [ 2785 ],
            "O": [ 1085 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2786 ],
            "I2": [ 1086 ],
            "I3": [ 1052 ],
            "O": [ 2785 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1203 ],
            "I3": [ 2787 ],
            "O": [ 1083 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2788 ],
            "I2": [ 1084 ],
            "I3": [ 1052 ],
            "O": [ 2787 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1201 ],
            "I3": [ 2789 ],
            "O": [ 1081 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2790 ],
            "I2": [ 1082 ],
            "I3": [ 1052 ],
            "O": [ 2789 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1199 ],
            "I3": [ 2791 ],
            "O": [ 1079 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2792 ],
            "I2": [ 1080 ],
            "I3": [ 1052 ],
            "O": [ 2791 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1197 ],
            "I3": [ 2793 ],
            "O": [ 1077 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2794 ],
            "I2": [ 1078 ],
            "I3": [ 1052 ],
            "O": [ 2793 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1195 ],
            "I3": [ 2795 ],
            "O": [ 1075 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2796 ],
            "I2": [ 1076 ],
            "I3": [ 1052 ],
            "O": [ 2795 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1193 ],
            "I3": [ 2797 ],
            "O": [ 1073 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2798 ],
            "I2": [ 1074 ],
            "I3": [ 1052 ],
            "O": [ 2797 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1191 ],
            "I3": [ 2799 ],
            "O": [ 1071 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2800 ],
            "I2": [ 1072 ],
            "I3": [ 1052 ],
            "O": [ 2799 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1189 ],
            "I3": [ 2801 ],
            "O": [ 1069 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2802 ],
            "I2": [ 1070 ],
            "I3": [ 1052 ],
            "O": [ 2801 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1187 ],
            "I3": [ 2803 ],
            "O": [ 1067 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2804 ],
            "I2": [ 1068 ],
            "I3": [ 1052 ],
            "O": [ 2803 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2805 ],
            "I2": [ 1041 ],
            "I3": [ 1052 ],
            "O": [ 2784 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1220 ],
            "I3": [ 2806 ],
            "O": [ 1103 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1237 ],
            "I3": [ 2807 ],
            "O": [ 1124 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2808 ],
            "I2": [ 1125 ],
            "I3": [ 1052 ],
            "O": [ 2807 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1235 ],
            "I3": [ 2809 ],
            "O": [ 1122 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2810 ],
            "I2": [ 1123 ],
            "I3": [ 1052 ],
            "O": [ 2809 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1233 ],
            "I3": [ 2811 ],
            "O": [ 1120 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2812 ],
            "I2": [ 1121 ],
            "I3": [ 1052 ],
            "O": [ 2811 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1231 ],
            "I3": [ 2813 ],
            "O": [ 1118 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2814 ],
            "I2": [ 1119 ],
            "I3": [ 1052 ],
            "O": [ 2813 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1229 ],
            "I3": [ 2815 ],
            "O": [ 1116 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2816 ],
            "I2": [ 1117 ],
            "I3": [ 1052 ],
            "O": [ 2815 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1227 ],
            "I3": [ 2817 ],
            "O": [ 1114 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2818 ],
            "I2": [ 1115 ],
            "I3": [ 1052 ],
            "O": [ 2817 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1225 ],
            "I3": [ 2819 ],
            "O": [ 1108 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2820 ],
            "I2": [ 1109 ],
            "I3": [ 1052 ],
            "O": [ 2819 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1206 ],
            "I3": [ 2821 ],
            "O": [ 1087 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2822 ],
            "I2": [ 1088 ],
            "I3": [ 1052 ],
            "O": [ 2821 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1185 ],
            "I3": [ 2823 ],
            "O": [ 1065 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2824 ],
            "I2": [ 1066 ],
            "I3": [ 1052 ],
            "O": [ 2823 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1059 ],
            "I3": [ 2825 ],
            "O": [ 1064 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2826 ],
            "I2": [ 1062 ],
            "I3": [ 1052 ],
            "O": [ 2825 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2827 ],
            "I2": [ 1104 ],
            "I3": [ 1052 ],
            "O": [ 2806 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1218 ],
            "I3": [ 2828 ],
            "O": [ 1101 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2829 ],
            "I2": [ 1102 ],
            "I3": [ 1052 ],
            "O": [ 2828 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1216 ],
            "I3": [ 2830 ],
            "O": [ 1099 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2831 ],
            "I2": [ 1100 ],
            "I3": [ 1052 ],
            "O": [ 2830 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1054 ],
            "I3": [ 2832 ],
            "O": [ 1097 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2833 ],
            "I2": [ 1098 ],
            "I3": [ 1052 ],
            "O": [ 2832 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1213 ],
            "I3": [ 2834 ],
            "O": [ 1095 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1211 ],
            "I3": [ 2835 ],
            "O": [ 1093 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2836 ],
            "I2": [ 1094 ],
            "I3": [ 1052 ],
            "O": [ 2835 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1209 ],
            "I3": [ 2837 ],
            "O": [ 1091 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2838 ],
            "I2": [ 1092 ],
            "I3": [ 1052 ],
            "O": [ 2837 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1136 ],
            "I3": [ 2839 ],
            "O": [ 1089 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2840 ],
            "I2": [ 1090 ],
            "I3": [ 1052 ],
            "O": [ 2839 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2841 ],
            "I2": [ 1107 ],
            "I3": [ 1052 ],
            "O": [ 2783 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2467 ],
            "I3": [ 2774 ],
            "O": [ 2262 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 960 ],
            "I1": [ 2757 ],
            "I2": [ 2842 ],
            "I3": [ 2758 ],
            "O": [ 2467 ]
          }
        },
        "cpu_I._zz_280__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2843 ],
            "I1": [ 943 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 1251 ]
          }
        },
        "cpu_I._zz_281__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2387 ],
            "I3": [ 2844 ],
            "O": [ 1054 ]
          }
        },
        "cpu_I._zz_281__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2845 ],
            "I1": [ 1002 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2386 ]
          }
        },
        "cpu_I._zz_281__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2846 ],
            "I3": [ 2847 ],
            "O": [ 2387 ]
          }
        },
        "cpu_I._zz_281__SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2847 ]
          }
        },
        "cpu_I._zz_281__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1035 ],
            "I1": [ 1133 ],
            "I2": [ 1150 ],
            "I3": [ 1152 ],
            "O": [ 2844 ]
          }
        },
        "cpu_I._zz_282__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2472 ],
            "I3": [ 1129 ],
            "O": [ 1039 ]
          }
        },
        "cpu_I._zz_282__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 954 ],
            "I1": [ 2848 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2472 ]
          }
        },
        "cpu_I._zz_282__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 990 ],
            "I1": [ 2849 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2471 ]
          }
        },
        "cpu_I._zz_284__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2399 ],
            "I3": [ 2850 ],
            "O": [ 1136 ]
          }
        },
        "cpu_I._zz_284__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 2851 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2398 ]
          }
        },
        "cpu_I._zz_284__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2852 ],
            "I3": [ 2847 ],
            "O": [ 2399 ]
          }
        },
        "cpu_I._zz_284__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 1139 ],
            "I2": [ 1138 ],
            "I3": [ 1142 ],
            "O": [ 2850 ]
          }
        },
        "cpu_I._zz_291__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1298 ],
            "E": [ 1472 ],
            "Q": [ 1821 ]
          }
        },
        "cpu_I._zz_293__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1343 ],
            "E": [ 1472 ],
            "Q": [ 2853 ]
          }
        },
        "cpu_I._zz_293__SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1530 ],
            "I2": [ 2853 ],
            "I3": [ 1994 ],
            "O": [ 1988 ]
          }
        },
        "cpu_I._zz_293__SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1542 ],
            "I2": [ 2853 ],
            "I3": [ 2854 ],
            "O": [ 2855 ]
          }
        },
        "cpu_I._zz_293__SB_LUT4_I2_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1538 ],
            "I2": [ 1539 ],
            "I3": [ 1541 ],
            "O": [ 2854 ]
          }
        },
        "cpu_I._zz_300__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1363 ],
            "I2": [ 1543 ],
            "I3": [ 1364 ],
            "O": [ 1822 ]
          }
        },
        "cpu_I._zz_302__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1536 ],
            "I1": [ 1363 ],
            "I2": [ 1543 ],
            "I3": [ 2328 ],
            "O": [ 2856 ]
          }
        },
        "cpu_I._zz_313__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011001110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1536 ],
            "I1": [ 1363 ],
            "I2": [ 1543 ],
            "I3": [ 2328 ],
            "O": [ 2857 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2769 ],
            "I3": [ 2859 ],
            "O": [ 2860 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2755 ],
            "I3": [ 2762 ],
            "O": [ 2861 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2850 ],
            "I3": [ 2862 ],
            "O": [ 2863 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2864 ],
            "I3": [ 2865 ],
            "O": [ 2862 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2399 ],
            "I3": [ 2866 ],
            "O": [ 2864 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2867 ],
            "I2": [ 2868 ],
            "I3": [ 2869 ],
            "O": [ 2866 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 2870 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2869 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2873 ],
            "I3": [ 2874 ],
            "O": [ 2875 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2876 ],
            "I3": [ 2877 ],
            "O": [ 2874 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2522 ],
            "I3": [ 2878 ],
            "O": [ 2876 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2522 ],
            "I3": [ 2878 ],
            "O": [ 2879 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2880 ],
            "I2": [ 2868 ],
            "I3": [ 2881 ],
            "O": [ 2878 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 2882 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2881 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2883 ],
            "I3": [ 2884 ],
            "O": [ 2885 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2886 ],
            "I3": [ 2887 ],
            "O": [ 2888 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1163 ],
            "I2": [ 1034 ],
            "I3": [ 2889 ],
            "O": [ 2886 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1082 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 2890 ],
            "O": [ 2889 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1201 ],
            "E": [ 1040 ],
            "Q": [ 2890 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2891 ],
            "I3": [ 2892 ],
            "O": [ 2887 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2526 ],
            "I3": [ 2893 ],
            "O": [ 2891 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001001001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2523 ],
            "I1": [ 2526 ],
            "I2": [ 2894 ],
            "I3": [ 2893 ],
            "O": [ 2895 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2896 ],
            "I2": [ 2868 ],
            "I3": [ 2897 ],
            "O": [ 2893 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 2898 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2897 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2899 ],
            "I3": [ 2900 ],
            "O": [ 2901 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2902 ],
            "I3": [ 2903 ],
            "O": [ 2904 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1161 ],
            "I2": [ 1034 ],
            "I3": [ 2905 ],
            "O": [ 2902 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1078 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 2906 ],
            "O": [ 2905 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1197 ],
            "E": [ 1040 ],
            "Q": [ 2906 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2907 ],
            "I3": [ 2908 ],
            "O": [ 2903 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2527 ],
            "I3": [ 2909 ],
            "O": [ 2907 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2527 ],
            "I3": [ 2909 ],
            "O": [ 2910 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2911 ],
            "I2": [ 2868 ],
            "I3": [ 2912 ],
            "O": [ 2909 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 2913 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2912 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2914 ],
            "I3": [ 2915 ],
            "O": [ 2916 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2917 ],
            "I3": [ 2918 ],
            "O": [ 2919 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2920 ],
            "I3": [ 2921 ],
            "O": [ 2922 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2923 ],
            "I3": [ 2924 ],
            "O": [ 2925 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1157 ],
            "I2": [ 1034 ],
            "I3": [ 2926 ],
            "O": [ 2923 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1070 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 2927 ],
            "O": [ 2926 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1189 ],
            "E": [ 1040 ],
            "Q": [ 2927 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2928 ],
            "I3": [ 2929 ],
            "O": [ 2924 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2398 ],
            "I3": [ 2930 ],
            "O": [ 2928 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2398 ],
            "I3": [ 2930 ],
            "O": [ 2931 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2932 ],
            "I2": [ 2868 ],
            "I3": [ 2933 ],
            "O": [ 2930 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 2934 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2933 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 1129 ],
            "I3": [ 2935 ],
            "O": [ 2936 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2937 ],
            "I3": [ 2938 ],
            "O": [ 2939 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2940 ],
            "I3": [ 2941 ],
            "O": [ 2942 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2943 ],
            "I3": [ 2944 ],
            "O": [ 2945 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1181 ],
            "I2": [ 1034 ],
            "I3": [ 2946 ],
            "O": [ 2943 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1123 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 2947 ],
            "O": [ 2946 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1235 ],
            "E": [ 1040 ],
            "Q": [ 2947 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2948 ],
            "I3": [ 2949 ],
            "O": [ 2944 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2392 ],
            "I3": [ 2950 ],
            "O": [ 2948 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2392 ],
            "I3": [ 2950 ],
            "O": [ 2951 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2952 ],
            "I2": [ 2868 ],
            "I3": [ 2953 ],
            "O": [ 2950 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 2954 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2953 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2955 ],
            "I3": [ 2956 ],
            "O": [ 2957 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2958 ],
            "I3": [ 2959 ],
            "O": [ 2960 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2961 ],
            "I3": [ 2962 ],
            "O": [ 2963 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2964 ],
            "I3": [ 2965 ],
            "O": [ 2966 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2967 ],
            "I3": [ 2968 ],
            "O": [ 2969 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2858 ],
            "I1": [ 2774 ],
            "I2": [ 2777 ],
            "I3": [ 2780 ],
            "O": [ 2970 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 1253 ],
            "I3": [ 1245 ],
            "O": [ 2971 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2972 ],
            "I3": [ 2973 ],
            "O": [ 2935 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2472 ],
            "I3": [ 2359 ],
            "O": [ 2972 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2974 ],
            "I3": [ 2975 ],
            "O": [ 2976 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011101110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2858 ],
            "I1": [ 2977 ],
            "I2": [ 2978 ],
            "I3": [ 2979 ],
            "O": [ 2980 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011101110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2858 ],
            "I1": [ 2981 ],
            "I2": [ 2982 ],
            "I3": [ 2983 ],
            "O": [ 2984 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1174 ],
            "I2": [ 1034 ],
            "I3": [ 2985 ],
            "O": [ 2981 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1109 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 2986 ],
            "O": [ 2985 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1225 ],
            "E": [ 1040 ],
            "Q": [ 2986 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1246 ],
            "I2": [ 1247 ],
            "I3": [ 2987 ],
            "O": [ 2982 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1242 ],
            "I2": [ 2471 ],
            "I3": [ 2988 ],
            "O": [ 2983 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1246 ],
            "I3": [ 1247 ],
            "O": [ 1242 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2471 ],
            "I2": [ 2989 ],
            "I3": [ 2990 ],
            "O": [ 2988 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2992 ],
            "O": [ 2989 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2471 ],
            "I3": [ 2992 ],
            "O": [ 2987 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2471 ],
            "I3": [ 2992 ],
            "O": [ 2993 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2994 ],
            "I2": [ 2868 ],
            "I3": [ 2995 ],
            "O": [ 2992 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 2996 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2995 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1172 ],
            "I2": [ 1034 ],
            "I3": [ 2997 ],
            "O": [ 2974 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1104 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 2998 ],
            "O": [ 2997 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1220 ],
            "E": [ 1040 ],
            "Q": [ 2998 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 2999 ],
            "I3": [ 3000 ],
            "O": [ 2975 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2380 ],
            "I3": [ 2344 ],
            "O": [ 2999 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 3001 ],
            "I3": [ 3002 ],
            "O": [ 3003 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1171 ],
            "I2": [ 1034 ],
            "I3": [ 3004 ],
            "O": [ 3001 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1102 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 3005 ],
            "O": [ 3004 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1218 ],
            "E": [ 1040 ],
            "Q": [ 3005 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 3006 ],
            "I3": [ 3007 ],
            "O": [ 3002 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2383 ],
            "I3": [ 3008 ],
            "O": [ 3006 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001001001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2399 ],
            "I1": [ 2383 ],
            "I2": [ 2866 ],
            "I3": [ 3008 ],
            "O": [ 3009 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3010 ],
            "I1": [ 3011 ],
            "I2": [ 2910 ],
            "I3": [ 3012 ],
            "O": [ 3013 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3014 ],
            "I2": [ 2868 ],
            "I3": [ 3015 ],
            "O": [ 3008 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3016 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 3017 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2868 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3014 ],
            "I1": [ 2991 ],
            "I2": [ 2868 ],
            "I3": [ 3015 ],
            "O": [ 3018 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3019 ],
            "CO": [ 3020 ],
            "I0": [ 2380 ],
            "I1": [ 3021 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1000 ],
            "I1": [ 3022 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 3015 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 3023 ],
            "I3": [ 3024 ],
            "O": [ 3025 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1170 ],
            "I2": [ 1034 ],
            "I3": [ 3026 ],
            "O": [ 3023 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1100 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 3027 ],
            "O": [ 3026 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1216 ],
            "E": [ 1040 ],
            "Q": [ 3027 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 3028 ],
            "I3": [ 3029 ],
            "O": [ 3024 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2385 ],
            "I3": [ 3030 ],
            "O": [ 3028 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 3030 ],
            "O": [ 3031 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2385 ],
            "I3": [ 3030 ],
            "O": [ 3032 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3020 ],
            "CO": [ 3033 ],
            "I0": [ 2383 ],
            "I1": [ 3018 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3034 ],
            "I1": [ 2871 ],
            "I2": [ 2872 ],
            "I3": [ 3035 ],
            "O": [ 3030 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 998 ],
            "I1": [ 3036 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 3035 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 2844 ],
            "I3": [ 3037 ],
            "O": [ 3038 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 3039 ],
            "I3": [ 3040 ],
            "O": [ 3037 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2387 ],
            "I3": [ 3041 ],
            "O": [ 3039 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2380 ],
            "I1": [ 2387 ],
            "I2": [ 3041 ],
            "I3": [ 2344 ],
            "O": [ 3042 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 3041 ],
            "O": [ 3043 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3033 ],
            "CO": [ 3044 ],
            "I0": [ 2385 ],
            "I1": [ 3031 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3045 ],
            "I2": [ 2868 ],
            "I3": [ 3046 ],
            "O": [ 3041 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 996 ],
            "I1": [ 3047 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 3046 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 3048 ],
            "I3": [ 3049 ],
            "O": [ 3050 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1169 ],
            "I2": [ 1034 ],
            "I3": [ 3051 ],
            "O": [ 3048 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1096 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 3052 ],
            "O": [ 3051 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1213 ],
            "E": [ 1040 ],
            "Q": [ 3052 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 3053 ],
            "I3": [ 3054 ],
            "O": [ 3049 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2393 ],
            "I3": [ 3055 ],
            "O": [ 3053 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2472 ],
            "I1": [ 2393 ],
            "I2": [ 3055 ],
            "I3": [ 2359 ],
            "O": [ 3056 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 3055 ],
            "O": [ 3057 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3044 ],
            "CO": [ 3058 ],
            "I0": [ 2387 ],
            "I1": [ 3043 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3059 ],
            "I2": [ 2868 ],
            "I3": [ 3060 ],
            "O": [ 3055 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 990 ],
            "I1": [ 3061 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 3060 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 3062 ],
            "I3": [ 3063 ],
            "O": [ 3064 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2858 ],
            "I2": [ 3065 ],
            "I3": [ 3066 ],
            "O": [ 3067 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1167 ],
            "I2": [ 1034 ],
            "I3": [ 3068 ],
            "O": [ 3065 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1092 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 3069 ],
            "O": [ 3068 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1209 ],
            "E": [ 1040 ],
            "Q": [ 3069 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 3070 ],
            "I3": [ 3071 ],
            "O": [ 3066 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2397 ],
            "I3": [ 3072 ],
            "O": [ 3070 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2397 ],
            "I3": [ 3072 ],
            "O": [ 3010 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2473 ],
            "I3": [ 3073 ],
            "O": [ 3011 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3074 ],
            "I2": [ 2868 ],
            "I3": [ 3075 ],
            "O": [ 3072 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 3076 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 3075 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 1029 ],
            "I2": [ 2764 ],
            "I3": [ 2765 ],
            "O": [ 2769 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 3077 ],
            "I3": [ 3078 ],
            "O": [ 2859 ]
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2470 ],
            "I3": [ 2367 ],
            "O": [ 3077 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3079 ],
            "I2": [ 3080 ],
            "I3": [ 3081 ],
            "O": [ 3082 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3083 ],
            "I2": [ 3080 ],
            "I3": [ 3084 ],
            "O": [ 3085 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3086 ],
            "I2": [ 3080 ],
            "I3": [ 3087 ],
            "O": [ 3088 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3089 ],
            "I1": [ 3090 ],
            "I2": [ 3091 ],
            "I3": [ 3092 ],
            "O": [ 3087 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3093 ],
            "I1": [ 3094 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3091 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3097 ],
            "I2": [ 3080 ],
            "I3": [ 3098 ],
            "O": [ 3099 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3100 ],
            "I1": [ 3090 ],
            "I2": [ 3101 ],
            "I3": [ 3092 ],
            "O": [ 3098 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3093 ],
            "I1": [ 3094 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3101 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3102 ],
            "I2": [ 3080 ],
            "I3": [ 3103 ],
            "O": [ 3104 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3105 ],
            "I1": [ 3090 ],
            "I2": [ 3106 ],
            "I3": [ 3092 ],
            "O": [ 3103 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3107 ],
            "I1": [ 3108 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3106 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3109 ],
            "I2": [ 3080 ],
            "I3": [ 3110 ],
            "O": [ 3111 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3112 ],
            "I1": [ 3090 ],
            "I2": [ 3113 ],
            "I3": [ 3092 ],
            "O": [ 3110 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3114 ],
            "I1": [ 3115 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3113 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3116 ],
            "I2": [ 3080 ],
            "I3": [ 3117 ],
            "O": [ 3118 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3119 ],
            "I1": [ 3090 ],
            "I2": [ 3120 ],
            "I3": [ 3092 ],
            "O": [ 3117 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3121 ],
            "I1": [ 3122 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3120 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3123 ],
            "I2": [ 3080 ],
            "I3": [ 3124 ],
            "O": [ 3125 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3126 ],
            "I1": [ 3090 ],
            "I2": [ 3127 ],
            "I3": [ 3092 ],
            "O": [ 3124 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3128 ],
            "I1": [ 3129 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3127 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3130 ],
            "I2": [ 3080 ],
            "I3": [ 3131 ],
            "O": [ 3132 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3133 ],
            "I1": [ 3090 ],
            "I2": [ 3134 ],
            "I3": [ 3092 ],
            "O": [ 3131 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3135 ],
            "I1": [ 3136 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3134 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3137 ],
            "I2": [ 3080 ],
            "I3": [ 3138 ],
            "O": [ 3139 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3140 ],
            "I1": [ 3090 ],
            "I2": [ 3141 ],
            "I3": [ 3092 ],
            "O": [ 3138 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3142 ],
            "I1": [ 3143 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3141 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3144 ],
            "I2": [ 3080 ],
            "I3": [ 3145 ],
            "O": [ 3146 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3147 ],
            "I1": [ 3090 ],
            "I2": [ 3148 ],
            "I3": [ 3092 ],
            "O": [ 3145 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3150 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3148 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3151 ],
            "I2": [ 3080 ],
            "I3": [ 3152 ],
            "O": [ 3153 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3154 ],
            "I1": [ 3090 ],
            "I2": [ 3155 ],
            "I3": [ 3092 ],
            "O": [ 3152 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3156 ],
            "I1": [ 3157 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3155 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3158 ],
            "I1": [ 3090 ],
            "I2": [ 3159 ],
            "I3": [ 3092 ],
            "O": [ 3084 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3160 ],
            "I1": [ 3161 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3159 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3162 ],
            "I2": [ 3080 ],
            "I3": [ 3163 ],
            "O": [ 3164 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3165 ],
            "I2": [ 3080 ],
            "I3": [ 3166 ],
            "O": [ 3167 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3168 ],
            "I1": [ 3090 ],
            "I2": [ 3169 ],
            "I3": [ 3092 ],
            "O": [ 3166 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3160 ],
            "I1": [ 3161 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3169 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3170 ],
            "I2": [ 3080 ],
            "I3": [ 3171 ],
            "O": [ 3172 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3173 ],
            "I1": [ 3090 ],
            "I2": [ 3174 ],
            "I3": [ 3092 ],
            "O": [ 3171 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3175 ],
            "I1": [ 3095 ],
            "I2": [ 3096 ],
            "I3": [ 3176 ],
            "O": [ 3174 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3177 ],
            "I2": [ 3080 ],
            "I3": [ 3178 ],
            "O": [ 3179 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3180 ],
            "I1": [ 3090 ],
            "I2": [ 3181 ],
            "I3": [ 3092 ],
            "O": [ 3178 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3175 ],
            "I1": [ 3095 ],
            "I2": [ 3096 ],
            "I3": [ 3176 ],
            "O": [ 3181 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3182 ],
            "I2": [ 3080 ],
            "I3": [ 3183 ],
            "O": [ 3184 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3185 ],
            "I1": [ 3090 ],
            "I2": [ 3186 ],
            "I3": [ 3092 ],
            "O": [ 3183 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3187 ],
            "I2": [ 3080 ],
            "I3": [ 3188 ],
            "O": [ 3189 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3190 ],
            "I1": [ 3090 ],
            "I2": [ 3191 ],
            "I3": [ 3092 ],
            "O": [ 3188 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3192 ],
            "I1": [ 3193 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3191 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3194 ],
            "I2": [ 3080 ],
            "I3": [ 3195 ],
            "O": [ 3196 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3197 ],
            "I1": [ 3090 ],
            "I2": [ 3198 ],
            "I3": [ 3092 ],
            "O": [ 3195 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3199 ],
            "I1": [ 3200 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3198 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3201 ],
            "I2": [ 3080 ],
            "I3": [ 3202 ],
            "O": [ 3203 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3204 ],
            "I1": [ 3090 ],
            "I2": [ 3205 ],
            "I3": [ 3092 ],
            "O": [ 3202 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3199 ],
            "I1": [ 3200 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3205 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3206 ],
            "I2": [ 3080 ],
            "I3": [ 3207 ],
            "O": [ 3208 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3209 ],
            "I1": [ 3090 ],
            "I2": [ 3210 ],
            "I3": [ 3092 ],
            "O": [ 3207 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3211 ],
            "I1": [ 3212 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3210 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3213 ],
            "I2": [ 3080 ],
            "I3": [ 3214 ],
            "O": [ 3215 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3216 ],
            "I1": [ 3090 ],
            "I2": [ 3217 ],
            "I3": [ 3092 ],
            "O": [ 3214 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3218 ],
            "I1": [ 3219 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3217 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3220 ],
            "I2": [ 3080 ],
            "I3": [ 3221 ],
            "O": [ 3222 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3223 ],
            "I1": [ 3090 ],
            "I2": [ 3224 ],
            "I3": [ 3092 ],
            "O": [ 3221 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3225 ],
            "I1": [ 3226 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3224 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3227 ],
            "I1": [ 3090 ],
            "I2": [ 3228 ],
            "I3": [ 3092 ],
            "O": [ 3163 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3156 ],
            "I1": [ 3157 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3228 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3229 ],
            "I2": [ 3080 ],
            "I3": [ 3230 ],
            "O": [ 3231 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3232 ],
            "I2": [ 3080 ],
            "I3": [ 3233 ],
            "O": [ 3234 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_30_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3235 ],
            "I1": [ 3090 ],
            "I2": [ 3236 ],
            "I3": [ 3092 ],
            "O": [ 3233 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3192 ],
            "I1": [ 3193 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3236 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3237 ],
            "I2": [ 3080 ],
            "I3": [ 3238 ],
            "O": [ 3239 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_31_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3240 ],
            "I1": [ 3090 ],
            "I2": [ 3241 ],
            "I3": [ 3092 ],
            "O": [ 3238 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3225 ],
            "I1": [ 3226 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3241 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3242 ],
            "I1": [ 3090 ],
            "I2": [ 3243 ],
            "I3": [ 3092 ],
            "O": [ 3230 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3150 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3243 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3244 ],
            "I2": [ 3080 ],
            "I3": [ 3245 ],
            "O": [ 3246 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3247 ],
            "I1": [ 3090 ],
            "I2": [ 3248 ],
            "I3": [ 3092 ],
            "O": [ 3245 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3142 ],
            "I1": [ 3143 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3248 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3249 ],
            "I2": [ 3080 ],
            "I3": [ 3250 ],
            "O": [ 3251 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3252 ],
            "I1": [ 3090 ],
            "I2": [ 3253 ],
            "I3": [ 3092 ],
            "O": [ 3250 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3135 ],
            "I1": [ 3136 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3253 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3254 ],
            "I2": [ 3080 ],
            "I3": [ 3255 ],
            "O": [ 3256 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3257 ],
            "I1": [ 3090 ],
            "I2": [ 3258 ],
            "I3": [ 3092 ],
            "O": [ 3255 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3128 ],
            "I1": [ 3129 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3258 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3259 ],
            "I2": [ 3080 ],
            "I3": [ 3260 ],
            "O": [ 3261 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3262 ],
            "I1": [ 3090 ],
            "I2": [ 3263 ],
            "I3": [ 3092 ],
            "O": [ 3260 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3121 ],
            "I1": [ 3122 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3263 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3264 ],
            "I2": [ 3080 ],
            "I3": [ 3265 ],
            "O": [ 3266 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3267 ],
            "I1": [ 3090 ],
            "I2": [ 3268 ],
            "I3": [ 3092 ],
            "O": [ 3265 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3114 ],
            "I1": [ 3115 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3268 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3269 ],
            "I2": [ 3080 ],
            "I3": [ 3270 ],
            "O": [ 3271 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3272 ],
            "I1": [ 3090 ],
            "I2": [ 3273 ],
            "I3": [ 3092 ],
            "O": [ 3270 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3107 ],
            "I1": [ 3108 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3273 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3274 ],
            "I1": [ 3090 ],
            "I2": [ 3275 ],
            "I3": [ 3092 ],
            "O": [ 3081 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3211 ],
            "I1": [ 3212 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3275 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3095 ],
            "I2": [ 3096 ],
            "I3": [ 3090 ],
            "O": [ 3092 ]
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3218 ],
            "I1": [ 3219 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3186 ]
          }
        },
        "cpu_I._zz_372__SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3276 ],
            "I2": [ 2343 ],
            "I3": [ 2342 ],
            "O": [ 3277 ]
          }
        },
        "cpu_I._zz_372__SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2336 ],
            "I2": [ 2331 ],
            "I3": [ 3278 ],
            "O": [ 3279 ]
          }
        },
        "cpu_I._zz_372__SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3280 ],
            "I1": [ 3281 ],
            "I2": [ 3282 ],
            "I3": [ 3283 ],
            "O": [ 3284 ]
          }
        },
        "cpu_I._zz_372__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1536 ],
            "I2": [ 1537 ],
            "I3": [ 2328 ],
            "O": [ 3276 ]
          }
        },
        "cpu_I._zz_389__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1540 ],
            "I3": [ 3285 ],
            "O": [ 3286 ]
          }
        },
        "cpu_I._zz_389__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1362 ],
            "I3": [ 2336 ],
            "O": [ 3285 ]
          }
        },
        "cpu_I._zz_391__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1540 ],
            "I2": [ 1551 ],
            "I3": [ 3285 ],
            "O": [ 3287 ]
          }
        },
        "cpu_I._zz_405__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1268 ],
            "E": [ 1472 ],
            "Q": [ 1362 ]
          }
        },
        "cpu_I._zz_407__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1537 ],
            "I3": [ 1362 ],
            "O": [ 3288 ]
          }
        },
        "cpu_I._zz_408__SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1362 ],
            "I3": [ 3289 ],
            "O": [ 3290 ]
          }
        },
        "cpu_I._zz_408__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1536 ],
            "I3": [ 2328 ],
            "O": [ 3289 ]
          }
        },
        "cpu_I._zz_415__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2334 ],
            "I2": [ 3290 ],
            "I3": [ 2335 ],
            "O": [ 3291 ]
          }
        },
        "cpu_I._zz_416__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1537 ],
            "I1": [ 3292 ],
            "I2": [ 2343 ],
            "I3": [ 3293 ],
            "O": [ 3294 ]
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1363 ],
            "I3": [ 3292 ],
            "O": [ 2335 ]
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1548 ],
            "I2": [ 1543 ],
            "I3": [ 2329 ],
            "O": [ 2334 ]
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1543 ],
            "I3": [ 2329 ],
            "O": [ 3292 ]
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1528 ],
            "I1": [ 1548 ],
            "I2": [ 1536 ],
            "I3": [ 3295 ],
            "O": [ 3293 ]
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1362 ],
            "I1": [ 1363 ],
            "I2": [ 1543 ],
            "I3": [ 2328 ],
            "O": [ 3295 ]
          }
        },
        "cpu_I._zz_444__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2853 ],
            "E": [ 2263 ],
            "Q": [ 978 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3297 ],
            "I3": [ 3298 ],
            "O": [ 2287 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3299 ],
            "I3": [ 3300 ],
            "O": [ 2276 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3301 ],
            "I3": [ 3302 ],
            "O": [ 2297 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3303 ],
            "I1": [ 3304 ],
            "I2": [ 3305 ],
            "I3": [ 3306 ],
            "O": [ 3302 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3307 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3309 ],
            "O": [ 3301 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3311 ],
            "I3": [ 3312 ],
            "O": [ 3309 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3313 ],
            "CO": [ 3312 ],
            "I0": [ 3310 ],
            "I1": [ 3314 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3315 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3305 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3146 ],
            "Q": [ 3315 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3317 ],
            "I3": [ 3318 ],
            "O": [ 2296 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3319 ],
            "I1": [ 3304 ],
            "I2": [ 3320 ],
            "I3": [ 3306 ],
            "O": [ 3318 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3321 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3322 ],
            "O": [ 3317 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3323 ],
            "I3": [ 3324 ],
            "O": [ 3322 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3312 ],
            "CO": [ 3324 ],
            "I0": [ 3310 ],
            "I1": [ 3311 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3325 ],
            "I3": [ 3326 ],
            "O": [ 2295 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3327 ],
            "I1": [ 3304 ],
            "I2": [ 3328 ],
            "I3": [ 3306 ],
            "O": [ 3325 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3329 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3330 ],
            "O": [ 3326 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3331 ],
            "I3": [ 3332 ],
            "O": [ 3330 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3324 ],
            "CO": [ 3332 ],
            "I0": [ 3310 ],
            "I1": [ 3323 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3333 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3328 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3167 ],
            "Q": [ 3333 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3334 ],
            "I3": [ 3335 ],
            "O": [ 2292 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3336 ],
            "I1": [ 3304 ],
            "I2": [ 3337 ],
            "I3": [ 3306 ],
            "O": [ 3334 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3338 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3339 ],
            "O": [ 3335 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3340 ],
            "I3": [ 3341 ],
            "O": [ 3339 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3332 ],
            "CO": [ 3341 ],
            "I0": [ 3310 ],
            "I1": [ 3331 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3342 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3337 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3208 ],
            "Q": [ 3342 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3343 ],
            "I3": [ 3344 ],
            "O": [ 2281 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3345 ],
            "I1": [ 3304 ],
            "I2": [ 3346 ],
            "I3": [ 3306 ],
            "O": [ 3343 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3347 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3348 ],
            "O": [ 3344 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3349 ],
            "I3": [ 3350 ],
            "O": [ 3348 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3341 ],
            "CO": [ 3350 ],
            "I0": [ 3310 ],
            "I1": [ 3340 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3351 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3346 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3203 ],
            "Q": [ 3351 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3352 ],
            "I3": [ 3353 ],
            "O": [ 2270 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3354 ],
            "I1": [ 3304 ],
            "I2": [ 3355 ],
            "I3": [ 3306 ],
            "O": [ 3352 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3356 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3357 ],
            "O": [ 3353 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3358 ],
            "I3": [ 3359 ],
            "O": [ 3357 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3350 ],
            "CO": [ 3359 ],
            "I0": [ 3310 ],
            "I1": [ 3349 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3360 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3355 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3189 ],
            "Q": [ 3360 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3361 ],
            "I3": [ 3362 ],
            "O": [ 2269 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3363 ],
            "I1": [ 3304 ],
            "I2": [ 3364 ],
            "I3": [ 3306 ],
            "O": [ 3361 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3365 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3366 ],
            "O": [ 3362 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3367 ],
            "I3": [ 3368 ],
            "O": [ 3366 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3359 ],
            "CO": [ 3368 ],
            "I0": [ 3310 ],
            "I1": [ 3358 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3369 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3364 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3172 ],
            "Q": [ 3369 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3370 ],
            "I3": [ 3371 ],
            "O": [ 2284 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3372 ],
            "I2": [ 3316 ],
            "I3": [ 3373 ],
            "O": [ 3371 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3374 ],
            "I2": [ 3308 ],
            "I3": [ 3375 ],
            "O": [ 3370 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3376 ],
            "I2": [ 3377 ],
            "I3": [ 3378 ],
            "O": [ 3375 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3379 ],
            "CO": [ 3378 ],
            "I0": [ 3380 ],
            "I1": [ 3381 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3251 ],
            "Q": [ 3372 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3382 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3373 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3303 ],
            "I1": [ 3384 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3382 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3387 ],
            "I3": [ 3388 ],
            "O": [ 2285 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3389 ],
            "I2": [ 3316 ],
            "I3": [ 3390 ],
            "O": [ 3388 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3391 ],
            "I2": [ 3392 ],
            "I3": [ 3308 ],
            "O": [ 3387 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3380 ],
            "I2": [ 3381 ],
            "I3": [ 3379 ],
            "O": [ 3392 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3393 ],
            "CO": [ 3379 ],
            "I0": [ 3394 ],
            "I1": [ 3395 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3184 ],
            "Q": [ 3389 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3396 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3390 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3397 ],
            "I1": [ 3398 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3396 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3399 ],
            "I3": [ 3383 ],
            "O": [ 3306 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3400 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3320 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3401 ],
            "I1": [ 3304 ],
            "I2": [ 3402 ],
            "I3": [ 3403 ],
            "O": [ 3399 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3401 ],
            "I1": [ 3316 ],
            "I2": [ 3308 ],
            "I3": [ 3404 ],
            "O": [ 3383 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3405 ],
            "I3": [ 3406 ],
            "O": [ 2286 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3407 ],
            "I2": [ 3316 ],
            "I3": [ 3404 ],
            "O": [ 3406 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3408 ],
            "I2": [ 3409 ],
            "I3": [ 3308 ],
            "O": [ 3405 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3394 ],
            "I2": [ 3395 ],
            "I3": [ 3393 ],
            "O": [ 3409 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3410 ],
            "CO": [ 3393 ],
            "I0": [ 3411 ],
            "I1": [ 3412 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3246 ],
            "Q": [ 3407 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3413 ],
            "I1": [ 3304 ],
            "I2": [ 3414 ],
            "I3": [ 3306 ],
            "O": [ 3300 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3415 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3416 ],
            "O": [ 3299 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3417 ],
            "I2": [ 3418 ],
            "I3": [ 3419 ],
            "O": [ 3416 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3420 ],
            "CO": [ 3419 ],
            "I0": [ 3421 ],
            "I1": [ 3422 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3423 ],
            "Q": [ 3401 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2602 ],
            "Q": [ 3304 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3424 ],
            "Q": [ 3402 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3363 ],
            "I1": [ 3425 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3403 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3426 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3414 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3099 ],
            "Q": [ 3426 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3427 ],
            "I3": [ 3428 ],
            "O": [ 2275 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3429 ],
            "I3": [ 3430 ],
            "O": [ 2288 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3431 ],
            "I2": [ 3316 ],
            "I3": [ 3432 ],
            "O": [ 3430 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3433 ],
            "I2": [ 3434 ],
            "I3": [ 3308 ],
            "O": [ 3429 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3435 ],
            "I2": [ 3436 ],
            "I3": [ 3437 ],
            "O": [ 3434 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3438 ],
            "CO": [ 3437 ],
            "I0": [ 3439 ],
            "I1": [ 3440 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3164 ],
            "Q": [ 3431 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3441 ],
            "I2": [ 3442 ],
            "I3": [ 3443 ],
            "O": [ 3432 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3444 ],
            "I1": [ 3385 ],
            "I2": [ 3386 ],
            "I3": [ 3445 ],
            "O": [ 3443 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3345 ],
            "I1": [ 3446 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3445 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3447 ],
            "I3": [ 3448 ],
            "O": [ 2289 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3449 ],
            "I1": [ 3450 ],
            "I2": [ 3451 ],
            "I3": [ 3316 ],
            "O": [ 3447 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3452 ],
            "I2": [ 3453 ],
            "I3": [ 3308 ],
            "O": [ 3448 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3439 ],
            "I2": [ 3440 ],
            "I3": [ 3438 ],
            "O": [ 3453 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3454 ],
            "CO": [ 3438 ],
            "I0": [ 3455 ],
            "I1": [ 3456 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3085 ],
            "Q": [ 3449 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3336 ],
            "I1": [ 3457 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3450 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3458 ],
            "I1": [ 3459 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3451 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3460 ],
            "I3": [ 3461 ],
            "O": [ 2290 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3462 ],
            "I1": [ 3463 ],
            "I2": [ 3464 ],
            "I3": [ 3316 ],
            "O": [ 3460 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3465 ],
            "I2": [ 3466 ],
            "I3": [ 3308 ],
            "O": [ 3461 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3455 ],
            "I2": [ 3456 ],
            "I3": [ 3454 ],
            "O": [ 3466 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3467 ],
            "CO": [ 3454 ],
            "I0": [ 3468 ],
            "I1": [ 3469 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3082 ],
            "Q": [ 3462 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3327 ],
            "I1": [ 3470 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3463 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3471 ],
            "I1": [ 3472 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3464 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3473 ],
            "I3": [ 3474 ],
            "O": [ 2291 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3475 ],
            "I2": [ 3316 ],
            "I3": [ 3476 ],
            "O": [ 3474 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3477 ],
            "I2": [ 3478 ],
            "I3": [ 3308 ],
            "O": [ 3473 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3468 ],
            "I2": [ 3469 ],
            "I3": [ 3467 ],
            "O": [ 3478 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3479 ],
            "CO": [ 3467 ],
            "I0": [ 3480 ],
            "I1": [ 3481 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3196 ],
            "Q": [ 3475 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3482 ],
            "I2": [ 3442 ],
            "I3": [ 3483 ],
            "O": [ 3476 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3319 ],
            "I1": [ 3385 ],
            "I2": [ 3386 ],
            "I3": [ 3484 ],
            "O": [ 3483 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3485 ],
            "I1": [ 3486 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3484 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3487 ],
            "I3": [ 3488 ],
            "O": [ 2293 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3489 ],
            "I1": [ 3316 ],
            "I2": [ 3296 ],
            "I3": [ 3490 ],
            "O": [ 3488 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3491 ],
            "I2": [ 3492 ],
            "I3": [ 3308 ],
            "O": [ 3487 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3480 ],
            "I2": [ 3481 ],
            "I3": [ 3479 ],
            "O": [ 3492 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 3479 ],
            "I0": [ 3493 ],
            "I1": [ 3494 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3234 ],
            "Q": [ 3489 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3495 ],
            "I2": [ 3442 ],
            "I3": [ 3496 ],
            "O": [ 3490 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3384 ],
            "I1": [ 3385 ],
            "I2": [ 3386 ],
            "I3": [ 3497 ],
            "O": [ 3496 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3303 ],
            "I1": [ 3498 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3497 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3499 ],
            "I3": [ 3500 ],
            "O": [ 2277 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3501 ],
            "I2": [ 3316 ],
            "I3": [ 3502 ],
            "O": [ 3500 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3503 ],
            "I2": [ 3308 ],
            "I3": [ 3504 ],
            "O": [ 3499 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3421 ],
            "I2": [ 3422 ],
            "I3": [ 3420 ],
            "O": [ 3504 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3505 ],
            "CO": [ 3420 ],
            "I0": [ 3506 ],
            "I1": [ 3507 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3088 ],
            "Q": [ 3501 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3403 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3502 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3508 ],
            "I3": [ 3509 ],
            "O": [ 2278 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3510 ],
            "I2": [ 3316 ],
            "I3": [ 3511 ],
            "O": [ 3509 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3512 ],
            "I2": [ 3308 ],
            "I3": [ 3513 ],
            "O": [ 3508 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3506 ],
            "I2": [ 3507 ],
            "I3": [ 3505 ],
            "O": [ 3513 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3514 ],
            "CO": [ 3505 ],
            "I0": [ 3515 ],
            "I1": [ 3516 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3271 ],
            "Q": [ 3510 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3517 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3511 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3354 ],
            "I1": [ 3518 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3517 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3519 ],
            "I3": [ 3520 ],
            "O": [ 2279 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3521 ],
            "I2": [ 3316 ],
            "I3": [ 3522 ],
            "O": [ 3520 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3523 ],
            "I2": [ 3308 ],
            "I3": [ 3524 ],
            "O": [ 3519 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3515 ],
            "I2": [ 3516 ],
            "I3": [ 3514 ],
            "O": [ 3524 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3525 ],
            "CO": [ 3514 ],
            "I0": [ 3526 ],
            "I1": [ 3527 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3266 ],
            "Q": [ 3521 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3528 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3522 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3345 ],
            "I1": [ 3444 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3528 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3529 ],
            "I3": [ 3530 ],
            "O": [ 2280 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3531 ],
            "I2": [ 3316 ],
            "I3": [ 3532 ],
            "O": [ 3530 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3533 ],
            "I2": [ 3308 ],
            "I3": [ 3534 ],
            "O": [ 3529 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3526 ],
            "I2": [ 3527 ],
            "I3": [ 3525 ],
            "O": [ 3534 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3535 ],
            "CO": [ 3525 ],
            "I0": [ 3536 ],
            "I1": [ 3537 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3261 ],
            "Q": [ 3531 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3538 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3532 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3336 ],
            "I1": [ 3457 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3538 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3539 ],
            "I3": [ 3540 ],
            "O": [ 2282 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3541 ],
            "I2": [ 3316 ],
            "I3": [ 3542 ],
            "O": [ 3540 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3543 ],
            "I2": [ 3308 ],
            "I3": [ 3544 ],
            "O": [ 3539 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3536 ],
            "I2": [ 3537 ],
            "I3": [ 3535 ],
            "O": [ 3544 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3545 ],
            "CO": [ 3535 ],
            "I0": [ 3546 ],
            "I1": [ 3547 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3256 ],
            "Q": [ 3541 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3548 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3542 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3327 ],
            "I1": [ 3470 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3548 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3498 ],
            "I1": [ 3304 ],
            "I2": [ 3549 ],
            "I3": [ 3306 ],
            "O": [ 3428 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3550 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3551 ],
            "O": [ 3427 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3552 ],
            "I2": [ 3553 ],
            "I3": [ 3554 ],
            "O": [ 3551 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3419 ],
            "CO": [ 3554 ],
            "I0": [ 3417 ],
            "I1": [ 3418 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3555 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3549 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3104 ],
            "Q": [ 3555 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3556 ],
            "I3": [ 3557 ],
            "O": [ 2274 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3296 ],
            "I2": [ 3558 ],
            "I3": [ 3559 ],
            "O": [ 2283 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3560 ],
            "I2": [ 3316 ],
            "I3": [ 3561 ],
            "O": [ 3559 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3562 ],
            "I2": [ 3308 ],
            "I3": [ 3563 ],
            "O": [ 3558 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3546 ],
            "I2": [ 3547 ],
            "I3": [ 3545 ],
            "O": [ 3563 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3378 ],
            "CO": [ 3545 ],
            "I0": [ 3376 ],
            "I1": [ 3377 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3239 ],
            "Q": [ 3560 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3564 ],
            "I2": [ 3308 ],
            "I3": [ 3383 ],
            "O": [ 3561 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3319 ],
            "I1": [ 3486 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3564 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3565 ],
            "I3": [ 3566 ],
            "O": [ 2294 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3567 ],
            "I1": [ 3316 ],
            "I2": [ 3296 ],
            "I3": [ 3568 ],
            "O": [ 3566 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3569 ],
            "I1": [ 3570 ],
            "I2": [ 3296 ],
            "I3": [ 3308 ],
            "O": [ 3565 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3493 ],
            "I2": [ 3494 ],
            "I3": [ "0" ],
            "O": [ 3570 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3179 ],
            "Q": [ 3567 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3571 ],
            "I2": [ 3442 ],
            "I3": [ 3572 ],
            "O": [ 3568 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3398 ],
            "I1": [ 3385 ],
            "I2": [ 3386 ],
            "I3": [ 3573 ],
            "O": [ 3572 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3397 ],
            "I1": [ 3413 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3573 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3485 ],
            "I1": [ 3304 ],
            "I2": [ 3574 ],
            "I3": [ 3306 ],
            "O": [ 3557 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3575 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3576 ],
            "O": [ 3556 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3577 ],
            "I2": [ 3578 ],
            "I3": [ 3579 ],
            "O": [ 3576 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3554 ],
            "CO": [ 3579 ],
            "I0": [ 3552 ],
            "I1": [ 3553 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3580 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3574 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3111 ],
            "Q": [ 3580 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3581 ],
            "I3": [ 3582 ],
            "O": [ 2273 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3471 ],
            "I1": [ 3304 ],
            "I2": [ 3583 ],
            "I3": [ 3306 ],
            "O": [ 3582 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3584 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3585 ],
            "O": [ 3581 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3586 ],
            "I3": [ 3587 ],
            "O": [ 3585 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3579 ],
            "CO": [ 3587 ],
            "I0": [ 3577 ],
            "I1": [ 3578 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3588 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3583 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3118 ],
            "Q": [ 3588 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3589 ],
            "I3": [ 3590 ],
            "O": [ 2272 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3458 ],
            "I1": [ 3304 ],
            "I2": [ 3591 ],
            "I3": [ 3306 ],
            "O": [ 3590 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3592 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3593 ],
            "O": [ 3589 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3594 ],
            "I3": [ 3595 ],
            "O": [ 3593 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3587 ],
            "CO": [ 3595 ],
            "I0": [ 3310 ],
            "I1": [ 3586 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3596 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3591 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3125 ],
            "Q": [ 3596 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3597 ],
            "I3": [ 3598 ],
            "O": [ 2271 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3446 ],
            "I1": [ 3304 ],
            "I2": [ 3599 ],
            "I3": [ 3306 ],
            "O": [ 3598 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3600 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3601 ],
            "O": [ 3597 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3602 ],
            "I3": [ 3603 ],
            "O": [ 3601 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3595 ],
            "CO": [ 3603 ],
            "I0": [ 3310 ],
            "I1": [ 3594 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3604 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3599 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3222 ],
            "Q": [ 3604 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3605 ],
            "I3": [ 3606 ],
            "O": [ 2300 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3607 ],
            "I1": [ 3304 ],
            "I2": [ 3608 ],
            "I3": [ 3306 ],
            "O": [ 3606 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3609 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3610 ],
            "O": [ 3605 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3611 ],
            "I3": [ 3612 ],
            "O": [ 3610 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3603 ],
            "CO": [ 3612 ],
            "I0": [ 3310 ],
            "I1": [ 3602 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3613 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3608 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3132 ],
            "Q": [ 3613 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3614 ],
            "I3": [ 3615 ],
            "O": [ 2299 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3616 ],
            "I1": [ 3304 ],
            "I2": [ 3617 ],
            "I3": [ 3306 ],
            "O": [ 3615 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3618 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3619 ],
            "O": [ 3614 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3620 ],
            "I3": [ 3621 ],
            "O": [ 3619 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3612 ],
            "CO": [ 3621 ],
            "I0": [ 3310 ],
            "I1": [ 3611 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3622 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3617 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3215 ],
            "Q": [ 3622 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3623 ],
            "I3": [ 3624 ],
            "O": [ 2298 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3397 ],
            "I1": [ 3304 ],
            "I2": [ 3625 ],
            "I3": [ 3306 ],
            "O": [ 3624 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3626 ],
            "I1": [ 3296 ],
            "I2": [ 3308 ],
            "I3": [ 3627 ],
            "O": [ 3623 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3310 ],
            "I2": [ 3314 ],
            "I3": [ 3313 ],
            "O": [ 3627 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3621 ],
            "CO": [ 3313 ],
            "I0": [ 3310 ],
            "I1": [ 3620 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3628 ],
            "I2": [ 3316 ],
            "I3": [ 3296 ],
            "O": [ 3625 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3139 ],
            "Q": [ 3628 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3629 ],
            "I2": [ 3316 ],
            "I3": [ 3630 ],
            "O": [ 3298 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3631 ],
            "I2": [ 3632 ],
            "I3": [ 3308 ],
            "O": [ 3297 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3411 ],
            "I2": [ 3412 ],
            "I3": [ 3410 ],
            "O": [ 3632 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3437 ],
            "CO": [ 3410 ],
            "I0": [ 3435 ],
            "I1": [ 3436 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3231 ],
            "Q": [ 3629 ],
            "R": [ 127 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3633 ],
            "I2": [ 3442 ],
            "I3": [ 3634 ],
            "O": [ 3630 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3635 ],
            "I2": [ 3442 ],
            "I3": [ 3636 ],
            "O": [ 3404 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3304 ],
            "I3": [ 3402 ],
            "O": [ 3308 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3442 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3616 ],
            "I1": [ 3385 ],
            "I2": [ 3386 ],
            "I3": [ 3637 ],
            "O": [ 3636 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3363 ],
            "I1": [ 3425 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3637 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3518 ],
            "I1": [ 3385 ],
            "I2": [ 3386 ],
            "I3": [ 3638 ],
            "O": [ 3634 ]
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3354 ],
            "I1": [ 3607 ],
            "I2": [ 3385 ],
            "I3": [ 3386 ],
            "O": [ 3638 ]
          }
        },
        "cpu_I._zz_75__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 1542 ],
            "I3": [ 1994 ],
            "O": [ 1824 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 3061 ],
            "I3": [ 3639 ],
            "O": [ 3640 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 3641 ],
            "I3": [ 2535 ],
            "O": [ 3642 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3643 ],
            "I2": [ 964 ],
            "I3": [ 3644 ],
            "O": [ 3645 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 3076 ],
            "I3": [ 3646 ],
            "O": [ 3644 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3647 ],
            "I2": [ 964 ],
            "I3": [ 3648 ],
            "O": [ 3649 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2870 ],
            "I3": [ 3650 ],
            "O": [ 3648 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2996 ],
            "I2": [ 964 ],
            "I3": [ 3651 ],
            "O": [ 3652 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 2882 ],
            "I2": [ 966 ],
            "I3": [ 3653 ],
            "O": [ 3651 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3654 ],
            "I2": [ 964 ],
            "I3": [ 3655 ],
            "O": [ 3656 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3657 ],
            "I1": [ 964 ],
            "I2": [ 966 ],
            "I3": [ 3022 ],
            "O": [ 3655 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3658 ],
            "I2": [ 964 ],
            "I3": [ 3659 ],
            "O": [ 3660 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2898 ],
            "I1": [ 964 ],
            "I2": [ 966 ],
            "I3": [ 3036 ],
            "O": [ 3659 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3661 ],
            "I2": [ 964 ],
            "I3": [ 3662 ],
            "O": [ 3663 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3664 ],
            "I1": [ 964 ],
            "I2": [ 966 ],
            "I3": [ 3047 ],
            "O": [ 3662 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2954 ],
            "I2": [ 964 ],
            "I3": [ 3047 ],
            "O": [ 3665 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3666 ],
            "I2": [ 964 ],
            "I3": [ 3036 ],
            "O": [ 3667 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3668 ],
            "I2": [ 964 ],
            "I3": [ 3022 ],
            "O": [ 3669 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2934 ],
            "I2": [ 964 ],
            "I3": [ 3653 ],
            "O": [ 3670 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 3076 ],
            "I3": [ 3646 ],
            "O": [ 3671 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3672 ],
            "I2": [ 964 ],
            "I3": [ 3650 ],
            "O": [ 3673 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3674 ],
            "I2": [ 964 ],
            "I3": [ 3646 ],
            "O": [ 3675 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3676 ],
            "I2": [ 964 ],
            "I3": [ 2535 ],
            "O": [ 3677 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2913 ],
            "I2": [ 964 ],
            "I3": [ 3639 ],
            "O": [ 3678 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2870 ],
            "I3": [ 3650 ],
            "O": [ 3679 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 2882 ],
            "I2": [ 966 ],
            "I3": [ 3653 ],
            "O": [ 3680 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3657 ],
            "I1": [ 964 ],
            "I2": [ 966 ],
            "I3": [ 3022 ],
            "O": [ 3681 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2898 ],
            "I1": [ 964 ],
            "I2": [ 966 ],
            "I3": [ 3036 ],
            "O": [ 3682 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3664 ],
            "I1": [ 964 ],
            "I2": [ 966 ],
            "I3": [ 3047 ],
            "O": [ 3683 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3684 ],
            "I2": [ 964 ],
            "I3": [ 3685 ],
            "O": [ 3686 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 3061 ],
            "I3": [ 3639 ],
            "O": [ 3685 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3016 ],
            "I2": [ 964 ],
            "I3": [ 3687 ],
            "O": [ 3688 ]
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 3641 ],
            "I3": [ 2535 ],
            "O": [ 3687 ]
          }
        },
        "cpu_I._zz_89__SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:302.3-331.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1262 ],
            "E": [ 1472 ],
            "Q": [ 2328 ]
          }
        },
        "cpu_I._zz_89__SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1543 ],
            "I2": [ 1364 ],
            "I3": [ 2328 ],
            "O": [ 1994 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1244 ],
            "E": [ 942 ],
            "Q": [ 735 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3689 ],
            "E": [ 942 ],
            "Q": [ 736 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3690 ],
            "E": [ 942 ],
            "Q": [ 722 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3691 ],
            "E": [ 942 ],
            "Q": [ 720 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3692 ],
            "E": [ 942 ],
            "Q": [ 718 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2908 ],
            "E": [ 942 ],
            "Q": [ 708 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3693 ],
            "E": [ 942 ],
            "Q": [ 685 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2892 ],
            "E": [ 942 ],
            "Q": [ 682 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3694 ],
            "E": [ 942 ],
            "Q": [ 710 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2877 ],
            "E": [ 942 ],
            "Q": [ 712 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2865 ],
            "E": [ 942 ],
            "Q": [ 714 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3071 ],
            "E": [ 942 ],
            "Q": [ 716 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3695 ],
            "E": [ 942 ],
            "Q": [ 893 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3696 ],
            "E": [ 942 ],
            "Q": [ 691 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3054 ],
            "E": [ 942 ],
            "Q": [ 693 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3040 ],
            "E": [ 942 ],
            "Q": [ 695 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3029 ],
            "E": [ 942 ],
            "Q": [ 697 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3007 ],
            "E": [ 942 ],
            "Q": [ 699 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3000 ],
            "E": [ 942 ],
            "Q": [ 701 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2973 ],
            "E": [ 942 ],
            "Q": [ 704 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2761 ],
            "E": [ 942 ],
            "Q": [ 706 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3078 ],
            "E": [ 942 ],
            "Q": [ 3697 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2775 ],
            "E": [ 942 ],
            "Q": [ 3698 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3699 ],
            "E": [ 942 ],
            "Q": [ 894 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3700 ],
            "E": [ 942 ],
            "Q": [ 689 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3701 ],
            "E": [ 942 ],
            "Q": [ 687 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2949 ],
            "E": [ 942 ],
            "Q": [ 730 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3702 ],
            "E": [ 942 ],
            "Q": [ 728 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3703 ],
            "E": [ 942 ],
            "Q": [ 726 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2929 ],
            "E": [ 942 ],
            "Q": [ 724 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3663 ],
            "E": [ 942 ],
            "Q": [ 110 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3660 ],
            "E": [ 942 ],
            "Q": [ 102 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3669 ],
            "E": [ 942 ],
            "Q": [ 105 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3670 ],
            "E": [ 942 ],
            "Q": [ 97 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3673 ],
            "E": [ 942 ],
            "Q": [ 107 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3675 ],
            "E": [ 942 ],
            "Q": [ 99 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3677 ],
            "E": [ 942 ],
            "Q": [ 103 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3678 ],
            "E": [ 942 ],
            "Q": [ 95 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3683 ],
            "E": [ 942 ],
            "Q": [ 75 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3682 ],
            "E": [ 942 ],
            "Q": [ 67 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3681 ],
            "E": [ 942 ],
            "Q": [ 71 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3680 ],
            "E": [ 942 ],
            "Q": [ 63 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3656 ],
            "E": [ 942 ],
            "Q": [ 106 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3679 ],
            "E": [ 942 ],
            "Q": [ 73 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3671 ],
            "E": [ 942 ],
            "Q": [ 65 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3642 ],
            "E": [ 942 ],
            "Q": [ 69 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3640 ],
            "E": [ 942 ],
            "Q": [ 61 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3047 ],
            "E": [ 942 ],
            "Q": [ 74 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3036 ],
            "E": [ 942 ],
            "Q": [ 66 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3022 ],
            "E": [ 942 ],
            "Q": [ 70 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3653 ],
            "E": [ 942 ],
            "Q": [ 62 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3650 ],
            "E": [ 942 ],
            "Q": [ 72 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3646 ],
            "E": [ 942 ],
            "Q": [ 64 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3652 ],
            "E": [ 942 ],
            "Q": [ 98 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2535 ],
            "E": [ 942 ],
            "Q": [ 68 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3639 ],
            "E": [ 942 ],
            "Q": [ 60 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3649 ],
            "E": [ 942 ],
            "Q": [ 108 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3645 ],
            "E": [ 942 ],
            "Q": [ 100 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3688 ],
            "E": [ 942 ],
            "Q": [ 104 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3686 ],
            "E": [ 942 ],
            "Q": [ 96 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3665 ],
            "E": [ 942 ],
            "Q": [ 109 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3667 ],
            "E": [ 942 ],
            "Q": [ 101 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_size_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 964 ],
            "E": [ 942 ],
            "Q": [ 3704 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_size_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 966 ],
            "E": [ 942 ],
            "Q": [ 3705 ]
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_wr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 982 ],
            "E": [ 942 ],
            "Q": [ 469 ]
          }
        },
        "cpu_I.dBus_cmd_payload_wr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2329 ],
            "E": [ 2263 ],
            "Q": [ 982 ]
          }
        },
        "cpu_I.decode_BRANCH_CTRL_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1543 ],
            "I2": [ 1364 ],
            "I3": [ 2328 ],
            "O": [ 1823 ]
          }
        },
        "cpu_I.decode_CSR_WRITE_OPCODE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1535 ],
            "I2": [ 1537 ],
            "I3": [ 3706 ],
            "O": [ 3707 ]
          }
        },
        "cpu_I.decode_CSR_WRITE_OPCODE_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 1532 ],
            "I2": [ 1533 ],
            "I3": [ 1534 ],
            "O": [ 3706 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3709 ],
            "I3": [ 2970 ],
            "O": [ 3710 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3064 ],
            "I3": [ 3711 ],
            "O": [ 3712 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2861 ],
            "I3": [ 3713 ],
            "O": [ 3714 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3196 ],
            "I3": [ 3716 ],
            "O": [ 3713 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3717 ],
            "I3": [ 2291 ],
            "O": [ 3716 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2063 ],
            "I2": [ 3718 ],
            "I3": [ 2094 ],
            "O": [ 3717 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2199 ],
            "I2": [ 2077 ],
            "I3": [ 2089 ],
            "O": [ 3718 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3719 ],
            "I3": [ 2980 ],
            "O": [ 3720 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3203 ],
            "I3": [ 3721 ],
            "O": [ 3719 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2251 ],
            "I3": [ 2281 ],
            "O": [ 3721 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3722 ],
            "I3": [ 2984 ],
            "O": [ 3723 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3208 ],
            "I3": [ 3724 ],
            "O": [ 3722 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2245 ],
            "I3": [ 2292 ],
            "O": [ 3724 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3725 ],
            "I3": [ 2966 ],
            "O": [ 3726 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3167 ],
            "I3": [ 3727 ],
            "O": [ 3725 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2249 ],
            "I3": [ 2295 ],
            "O": [ 3727 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3728 ],
            "I3": [ 2963 ],
            "O": [ 3729 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3153 ],
            "I3": [ 3730 ],
            "O": [ 3728 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2241 ],
            "I3": [ 2296 ],
            "O": [ 3730 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3731 ],
            "I3": [ 2960 ],
            "O": [ 3732 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3146 ],
            "I3": [ 3733 ],
            "O": [ 3731 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2255 ],
            "I3": [ 2297 ],
            "O": [ 3733 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3734 ],
            "I3": [ 2957 ],
            "O": [ 3735 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3139 ],
            "I3": [ 3736 ],
            "O": [ 3734 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2247 ],
            "I3": [ 2298 ],
            "O": [ 3736 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3737 ],
            "I3": [ 2945 ],
            "O": [ 3738 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3215 ],
            "I3": [ 3739 ],
            "O": [ 3737 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3740 ],
            "I3": [ 2299 ],
            "O": [ 3739 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2154 ],
            "I2": [ 3741 ],
            "I3": [ 2094 ],
            "O": [ 3740 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2238 ],
            "I2": [ 2171 ],
            "I3": [ 2089 ],
            "O": [ 3741 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3742 ],
            "I3": [ 2942 ],
            "O": [ 3743 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3132 ],
            "I3": [ 3744 ],
            "O": [ 3742 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3745 ],
            "I3": [ 2300 ],
            "O": [ 3744 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2146 ],
            "I2": [ 3746 ],
            "I3": [ 2094 ],
            "O": [ 3745 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2230 ],
            "I2": [ 2185 ],
            "I3": [ 2089 ],
            "O": [ 3746 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3747 ],
            "I3": [ 2939 ],
            "O": [ 3748 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3222 ],
            "I3": [ 3749 ],
            "O": [ 3747 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2253 ],
            "I3": [ 2271 ],
            "O": [ 3749 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3251 ],
            "I3": [ 3750 ],
            "O": [ 3711 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 3751 ],
            "I3": [ 2284 ],
            "O": [ 3750 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2068 ],
            "I2": [ 3752 ],
            "I3": [ 2094 ],
            "O": [ 3751 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2204 ],
            "I2": [ 2110 ],
            "I3": [ 2089 ],
            "O": [ 3752 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3050 ],
            "I3": [ 3753 ],
            "O": [ 3754 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3755 ],
            "I3": [ 2925 ],
            "O": [ 3756 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3125 ],
            "I3": [ 3757 ],
            "O": [ 3755 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3758 ],
            "I3": [ 2272 ],
            "O": [ 3757 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 3759 ],
            "I3": [ 2094 ],
            "O": [ 3758 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2226 ],
            "I2": [ 2164 ],
            "I3": [ 2089 ],
            "O": [ 3759 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2860 ],
            "I3": [ 3760 ],
            "O": [ 3761 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3234 ],
            "I3": [ 3762 ],
            "O": [ 3760 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3763 ],
            "I3": [ 2293 ],
            "O": [ 3762 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2067 ],
            "I2": [ 3764 ],
            "I3": [ 2094 ],
            "O": [ 3763 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2203 ],
            "I2": [ 2114 ],
            "I3": [ 2089 ],
            "O": [ 3764 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2922 ],
            "I3": [ 3765 ],
            "O": [ 3766 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3118 ],
            "I3": [ 3767 ],
            "O": [ 3765 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3768 ],
            "I3": [ 2273 ],
            "O": [ 3767 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2152 ],
            "I2": [ 3769 ],
            "I3": [ 2094 ],
            "O": [ 3768 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2236 ],
            "I2": [ 2175 ],
            "I3": [ 2089 ],
            "O": [ 3769 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2919 ],
            "I3": [ 3770 ],
            "O": [ 3771 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3111 ],
            "I3": [ 3772 ],
            "O": [ 3770 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2243 ],
            "I3": [ 2274 ],
            "O": [ 3772 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2916 ],
            "I3": [ 3773 ],
            "O": [ 3774 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3104 ],
            "I3": [ 3775 ],
            "O": [ 3773 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2257 ],
            "I3": [ 2275 ],
            "O": [ 3775 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2904 ],
            "I3": [ 3776 ],
            "O": [ 3777 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3099 ],
            "I3": [ 3778 ],
            "O": [ 3776 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3779 ],
            "I3": [ 2276 ],
            "O": [ 3778 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2140 ],
            "I2": [ 3780 ],
            "I3": [ 2094 ],
            "O": [ 3779 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2224 ],
            "I2": [ 2168 ],
            "I3": [ 2089 ],
            "O": [ 3780 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2901 ],
            "I3": [ 3781 ],
            "O": [ 3782 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3088 ],
            "I3": [ 3783 ],
            "O": [ 3781 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 2223 ],
            "I3": [ 2277 ],
            "O": [ 3783 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2888 ],
            "I3": [ 3784 ],
            "O": [ 3785 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3271 ],
            "I3": [ 3786 ],
            "O": [ 3784 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 3787 ],
            "I3": [ 2278 ],
            "O": [ 3786 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2066 ],
            "I2": [ 3788 ],
            "I3": [ 2094 ],
            "O": [ 3787 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2202 ],
            "I2": [ 2117 ],
            "I3": [ 2089 ],
            "O": [ 3788 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2885 ],
            "I3": [ 3789 ],
            "O": [ 3790 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3266 ],
            "I3": [ 3791 ],
            "O": [ 3789 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 3792 ],
            "I3": [ 2279 ],
            "O": [ 3791 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2070 ],
            "I2": [ 3793 ],
            "I3": [ 2094 ],
            "O": [ 3792 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2206 ],
            "I2": [ 2104 ],
            "I3": [ 2089 ],
            "O": [ 3793 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2875 ],
            "I3": [ 3794 ],
            "O": [ 3795 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3261 ],
            "I3": [ 3796 ],
            "O": [ 3794 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 2214 ],
            "I3": [ 2280 ],
            "O": [ 3796 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3184 ],
            "I3": [ 3797 ],
            "O": [ 3753 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 2216 ],
            "I3": [ 2285 ],
            "O": [ 3797 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3038 ],
            "I3": [ 3798 ],
            "O": [ 3799 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2863 ],
            "I3": [ 3800 ],
            "O": [ 3801 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3256 ],
            "I3": [ 3802 ],
            "O": [ 3800 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 3803 ],
            "I3": [ 2282 ],
            "O": [ 3802 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2072 ],
            "I2": [ 3804 ],
            "I3": [ 2094 ],
            "O": [ 3803 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2208 ],
            "I2": [ 2098 ],
            "I3": [ 2089 ],
            "O": [ 3804 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3067 ],
            "I3": [ 3805 ],
            "O": [ 3806 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_31_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3239 ],
            "I3": [ 3807 ],
            "O": [ 3805 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 2212 ],
            "I3": [ 2283 ],
            "O": [ 3807 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3246 ],
            "I3": [ 3808 ],
            "O": [ 3798 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3809 ],
            "I3": [ 2286 ],
            "O": [ 3808 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2073 ],
            "I2": [ 3810 ],
            "I3": [ 2094 ],
            "O": [ 3809 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2209 ],
            "I2": [ 2095 ],
            "I3": [ 2089 ],
            "O": [ 3810 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3025 ],
            "I3": [ 3811 ],
            "O": [ 3812 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3231 ],
            "I3": [ 3813 ],
            "O": [ 3811 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3814 ],
            "I3": [ 2287 ],
            "O": [ 3813 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2065 ],
            "I2": [ 3815 ],
            "I3": [ 2094 ],
            "O": [ 3814 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2201 ],
            "I2": [ 2120 ],
            "I3": [ 2089 ],
            "O": [ 3815 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3003 ],
            "I3": [ 3816 ],
            "O": [ 3817 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3164 ],
            "I3": [ 3818 ],
            "O": [ 3816 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3819 ],
            "I3": [ 2288 ],
            "O": [ 3818 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2069 ],
            "I2": [ 3820 ],
            "I3": [ 2094 ],
            "O": [ 3819 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2205 ],
            "I2": [ 2107 ],
            "I3": [ 2089 ],
            "O": [ 3820 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2976 ],
            "I3": [ 3821 ],
            "O": [ 3822 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3085 ],
            "I3": [ 3823 ],
            "O": [ 3821 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2289 ],
            "I2": [ 2323 ],
            "I3": [ 3824 ],
            "O": [ 3823 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2061 ],
            "I2": [ 3825 ],
            "I3": [ 2094 ],
            "O": [ 3824 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2197 ],
            "I2": [ 2083 ],
            "I3": [ 2089 ],
            "O": [ 3825 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 2936 ],
            "I3": [ 3826 ],
            "O": [ 3827 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3082 ],
            "I3": [ 3828 ],
            "O": [ 3826 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2290 ],
            "I2": [ 2323 ],
            "I3": [ 3829 ],
            "O": [ 3828 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2071 ],
            "I2": [ 3830 ],
            "I3": [ 2094 ],
            "O": [ 3829 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2207 ],
            "I2": [ 2101 ],
            "I3": [ 2089 ],
            "O": [ 3830 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3831 ],
            "I3": [ 2971 ],
            "O": [ 3832 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3172 ],
            "I3": [ 3833 ],
            "O": [ 3831 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3715 ],
            "I1": [ 2323 ],
            "I2": [ 3834 ],
            "I3": [ 2269 ],
            "O": [ 3833 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2155 ],
            "I2": [ 3835 ],
            "I3": [ 2094 ],
            "O": [ 3834 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2239 ],
            "I2": [ 2188 ],
            "I3": [ 2089 ],
            "O": [ 3835 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3708 ],
            "I2": [ 3836 ],
            "I3": [ 2969 ],
            "O": [ 3837 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3189 ],
            "I3": [ 3838 ],
            "O": [ 3836 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 3839 ],
            "I3": [ 2270 ],
            "O": [ 3838 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 3840 ],
            "I3": [ 2094 ],
            "O": [ 3839 ]
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2231 ],
            "I2": [ 2182 ],
            "I3": [ 2089 ],
            "O": [ 3840 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3842 ],
            "I3": [ 2970 ],
            "O": [ 3843 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3064 ],
            "I3": [ 3844 ],
            "O": [ 3845 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2861 ],
            "I3": [ 3846 ],
            "O": [ 3847 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3196 ],
            "I3": [ 3849 ],
            "O": [ 3846 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2291 ],
            "I3": [ 2081 ],
            "O": [ 3849 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3850 ],
            "I3": [ 2980 ],
            "O": [ 3851 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3203 ],
            "I3": [ 3852 ],
            "O": [ 3850 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 3853 ],
            "I3": [ 2281 ],
            "O": [ 3852 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2151 ],
            "I2": [ 3854 ],
            "I3": [ 2080 ],
            "O": [ 3853 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2135 ],
            "I2": [ 2178 ],
            "I3": [ 2078 ],
            "O": [ 3854 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3855 ],
            "I3": [ 2984 ],
            "O": [ 3856 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3208 ],
            "I3": [ 3857 ],
            "O": [ 3855 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 3858 ],
            "I3": [ 2292 ],
            "O": [ 3857 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2143 ],
            "I2": [ 3859 ],
            "I3": [ 2080 ],
            "O": [ 3858 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2127 ],
            "I2": [ 2163 ],
            "I3": [ 2078 ],
            "O": [ 3859 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3860 ],
            "I3": [ 2966 ],
            "O": [ 3861 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3167 ],
            "I2": [ 3841 ],
            "I3": [ 3862 ],
            "O": [ 3860 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 3863 ],
            "I3": [ 2295 ],
            "O": [ 3862 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2153 ],
            "I2": [ 3864 ],
            "I3": [ 2080 ],
            "O": [ 3863 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2137 ],
            "I2": [ 2174 ],
            "I3": [ 2078 ],
            "O": [ 3864 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3865 ],
            "I3": [ 2963 ],
            "O": [ 3866 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3867 ],
            "I3": [ 2960 ],
            "O": [ 3868 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3146 ],
            "I2": [ 3841 ],
            "I3": [ 3869 ],
            "O": [ 3867 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 3870 ],
            "I3": [ 2297 ],
            "O": [ 3869 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2149 ],
            "I2": [ 3871 ],
            "I3": [ 2080 ],
            "O": [ 3870 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2133 ],
            "I2": [ 2180 ],
            "I3": [ 2078 ],
            "O": [ 3871 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3872 ],
            "I3": [ 2957 ],
            "O": [ 3873 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3139 ],
            "I2": [ 3841 ],
            "I3": [ 3874 ],
            "O": [ 3872 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 3875 ],
            "I3": [ 2298 ],
            "O": [ 3874 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2141 ],
            "I2": [ 3876 ],
            "I3": [ 2080 ],
            "O": [ 3875 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2125 ],
            "I2": [ 2167 ],
            "I3": [ 2078 ],
            "O": [ 3876 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3877 ],
            "I3": [ 2945 ],
            "O": [ 3878 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3215 ],
            "I3": [ 3879 ],
            "O": [ 3877 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2173 ],
            "I3": [ 2299 ],
            "O": [ 3879 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3880 ],
            "I3": [ 2942 ],
            "O": [ 3881 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3132 ],
            "I2": [ 3841 ],
            "I3": [ 3882 ],
            "O": [ 3880 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2187 ],
            "I3": [ 2300 ],
            "O": [ 3882 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3883 ],
            "I3": [ 2939 ],
            "O": [ 3884 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3222 ],
            "I3": [ 3885 ],
            "O": [ 3883 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 3886 ],
            "I3": [ 2271 ],
            "O": [ 3885 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2150 ],
            "I2": [ 3887 ],
            "I3": [ 2080 ],
            "O": [ 3886 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2134 ],
            "I2": [ 2179 ],
            "I3": [ 2078 ],
            "O": [ 3887 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3251 ],
            "I3": [ 3888 ],
            "O": [ 3844 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2113 ],
            "I3": [ 2284 ],
            "O": [ 3888 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3050 ],
            "I3": [ 3889 ],
            "O": [ 3890 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3891 ],
            "I3": [ 2925 ],
            "O": [ 3892 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3125 ],
            "I3": [ 3893 ],
            "O": [ 3891 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2166 ],
            "I3": [ 2272 ],
            "O": [ 3893 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2860 ],
            "I3": [ 3894 ],
            "O": [ 3895 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3234 ],
            "I3": [ 3896 ],
            "O": [ 3894 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2293 ],
            "I3": [ 2116 ],
            "O": [ 3896 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2922 ],
            "I3": [ 3897 ],
            "O": [ 3898 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3118 ],
            "I3": [ 3899 ],
            "O": [ 3897 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2177 ],
            "I3": [ 2273 ],
            "O": [ 3899 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2919 ],
            "I3": [ 3900 ],
            "O": [ 3901 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3111 ],
            "I2": [ 3841 ],
            "I3": [ 3902 ],
            "O": [ 3900 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 3903 ],
            "I3": [ 2274 ],
            "O": [ 3902 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 3904 ],
            "I3": [ 2080 ],
            "O": [ 3903 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2128 ],
            "I2": [ 2162 ],
            "I3": [ 2078 ],
            "O": [ 3904 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2916 ],
            "I3": [ 3905 ],
            "O": [ 3906 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3104 ],
            "I2": [ 3841 ],
            "I3": [ 3907 ],
            "O": [ 3905 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 3908 ],
            "I3": [ 2275 ],
            "O": [ 3907 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2148 ],
            "I2": [ 3909 ],
            "I3": [ 2080 ],
            "O": [ 3908 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2132 ],
            "I2": [ 2181 ],
            "I3": [ 2078 ],
            "O": [ 3909 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2904 ],
            "I3": [ 3910 ],
            "O": [ 3911 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3099 ],
            "I2": [ 3841 ],
            "I3": [ 3912 ],
            "O": [ 3910 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2170 ],
            "I3": [ 2276 ],
            "O": [ 3912 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2901 ],
            "I3": [ 3913 ],
            "O": [ 3914 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3088 ],
            "I3": [ 3915 ],
            "O": [ 3913 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 3916 ],
            "I3": [ 2277 ],
            "O": [ 3915 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2074 ],
            "I2": [ 3917 ],
            "I3": [ 2080 ],
            "O": [ 3916 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2051 ],
            "I2": [ 2123 ],
            "I3": [ 2078 ],
            "O": [ 3917 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2888 ],
            "I3": [ 3918 ],
            "O": [ 3919 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3271 ],
            "I3": [ 3920 ],
            "O": [ 3918 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 2119 ],
            "I3": [ 2278 ],
            "O": [ 3920 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2885 ],
            "I3": [ 3921 ],
            "O": [ 3922 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3266 ],
            "I3": [ 3923 ],
            "O": [ 3921 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 2106 ],
            "I3": [ 2279 ],
            "O": [ 3923 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2875 ],
            "I3": [ 3924 ],
            "O": [ 3925 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3261 ],
            "I3": [ 3926 ],
            "O": [ 3924 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 3927 ],
            "I3": [ 2280 ],
            "O": [ 3926 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2062 ],
            "I1": [ 3928 ],
            "I2": [ 2112 ],
            "I3": [ 2080 ],
            "O": [ 3927 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2039 ],
            "I2": [ 2082 ],
            "I3": [ 2078 ],
            "O": [ 3928 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3184 ],
            "I3": [ 3929 ],
            "O": [ 3889 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 3930 ],
            "I3": [ 2285 ],
            "O": [ 3929 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2060 ],
            "I2": [ 3931 ],
            "I3": [ 2080 ],
            "O": [ 3930 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2037 ],
            "I2": [ 2086 ],
            "I3": [ 2078 ],
            "O": [ 3931 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3038 ],
            "I3": [ 3932 ],
            "O": [ 3933 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2863 ],
            "I3": [ 3934 ],
            "O": [ 3935 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_30_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3256 ],
            "I3": [ 3936 ],
            "O": [ 3934 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 2100 ],
            "I3": [ 2282 ],
            "O": [ 3936 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3067 ],
            "I3": [ 3937 ],
            "O": [ 3938 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3239 ],
            "I3": [ 3939 ],
            "O": [ 3937 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 3940 ],
            "I3": [ 2283 ],
            "O": [ 3939 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2064 ],
            "I2": [ 3941 ],
            "I3": [ 2080 ],
            "O": [ 3940 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2041 ],
            "I2": [ 2076 ],
            "I3": [ 2078 ],
            "O": [ 3941 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3246 ],
            "I3": [ 3942 ],
            "O": [ 3932 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2286 ],
            "I3": [ 2097 ],
            "O": [ 3942 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3025 ],
            "I3": [ 3943 ],
            "O": [ 3944 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3231 ],
            "I3": [ 3945 ],
            "O": [ 3943 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2287 ],
            "I3": [ 2122 ],
            "O": [ 3945 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3003 ],
            "I3": [ 3946 ],
            "O": [ 3947 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3164 ],
            "I3": [ 3948 ],
            "O": [ 3946 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2288 ],
            "I3": [ 2109 ],
            "O": [ 3948 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2976 ],
            "I3": [ 3949 ],
            "O": [ 3950 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3085 ],
            "I3": [ 3951 ],
            "O": [ 3949 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2289 ],
            "I2": [ 2112 ],
            "I3": [ 2085 ],
            "O": [ 3951 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 2936 ],
            "I3": [ 3952 ],
            "O": [ 3953 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3082 ],
            "I3": [ 3954 ],
            "O": [ 3952 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2290 ],
            "I2": [ 2112 ],
            "I3": [ 2103 ],
            "O": [ 3954 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3955 ],
            "I3": [ 2971 ],
            "O": [ 3956 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 3172 ],
            "I2": [ 3841 ],
            "I3": [ 3957 ],
            "O": [ 3955 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2190 ],
            "I3": [ 2269 ],
            "O": [ 3957 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3841 ],
            "I2": [ 3958 ],
            "I3": [ 2969 ],
            "O": [ 3959 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3189 ],
            "I3": [ 3960 ],
            "O": [ 3958 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3848 ],
            "I1": [ 2112 ],
            "I2": [ 2184 ],
            "I3": [ 2270 ],
            "O": [ 3960 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3179 ],
            "I3": [ 3961 ],
            "O": [ 3842 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2294 ],
            "I3": [ 3962 ],
            "O": [ 3961 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2059 ],
            "I2": [ 3963 ],
            "I3": [ 2080 ],
            "O": [ 3962 ]
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2036 ],
            "I2": [ 2087 ],
            "I3": [ 2078 ],
            "O": [ 3963 ]
          }
        },
        "cpu_I.decode_SRC2_FORCE_ZERO_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1363 ],
            "I2": [ 2328 ],
            "I3": [ 2329 ],
            "O": [ 3964 ]
          }
        },
        "cpu_I.decode_SRC_USE_SUB_LESS_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1363 ],
            "I2": [ 2328 ],
            "I3": [ 3965 ],
            "O": [ 3966 ]
          }
        },
        "cpu_I.decode_SRC_USE_SUB_LESS_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1528 ],
            "I1": [ 1537 ],
            "I2": [ 1543 ],
            "I3": [ 2329 ],
            "O": [ 3965 ]
          }
        },
        "cpu_I.decode_to_execute_ALU_BITWISE_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3288 ],
            "E": [ 2263 ],
            "Q": [ 1250 ]
          }
        },
        "cpu_I.decode_to_execute_ALU_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3289 ],
            "E": [ 2263 ],
            "Q": [ 1246 ]
          }
        },
        "cpu_I.decode_to_execute_ALU_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3276 ],
            "E": [ 2263 ],
            "Q": [ 1247 ]
          }
        },
        "cpu_I.decode_to_execute_BRANCH_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1823 ],
            "E": [ 2263 ],
            "Q": [ 3967 ]
          }
        },
        "cpu_I.decode_to_execute_BRANCH_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1822 ],
            "E": [ 2263 ],
            "Q": [ 3968 ]
          }
        },
        "cpu_I.decode_to_execute_BRANCH_CTRL_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 3969 ]
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2333 ],
            "E": [ 2263 ],
            "Q": [ 3280 ]
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3280 ],
            "I1": [ 3281 ],
            "I2": [ 3970 ],
            "I3": [ 3971 ],
            "O": [ 3278 ]
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3280 ],
            "I3": [ 3283 ],
            "O": [ 3708 ]
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3280 ],
            "I3": [ 3971 ],
            "O": [ 3841 ]
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3848 ],
            "I2": [ 3153 ],
            "I3": [ 3972 ],
            "O": [ 3865 ]
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3715 ],
            "I2": [ 3179 ],
            "I3": [ 3973 ],
            "O": [ 3709 ]
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_MEMORY_STAGE_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2339 ],
            "E": [ 2263 ],
            "Q": [ 3974 ]
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3707 ],
            "E": [ 2263 ],
            "Q": [ 3975 ]
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3975 ],
            "I1": [ 2326 ],
            "I2": [ 3090 ],
            "I3": [ 2858 ],
            "O": [ 1153 ]
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1037 ],
            "I3": [ 1153 ],
            "O": [ 1040 ]
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I0_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1043 ],
            "I3": [ 1153 ],
            "O": [ 2768 ]
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3976 ],
            "I2": [ 1096 ],
            "I3": [ 1052 ],
            "O": [ 2834 ]
          }
        },
        "cpu_I.decode_to_execute_ENV_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3286 ],
            "E": [ 2263 ],
            "Q": [ 1239 ]
          }
        },
        "cpu_I.decode_to_execute_ENV_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3287 ],
            "E": [ 2263 ],
            "Q": [ 1240 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1528 ],
            "E": [ 2263 ],
            "Q": [ 946 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1529 ],
            "E": [ 2263 ],
            "Q": [ 968 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1530 ],
            "E": [ 2263 ],
            "Q": [ 950 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1531 ],
            "E": [ 2263 ],
            "Q": [ 952 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1532 ],
            "E": [ 2263 ],
            "Q": [ 954 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1533 ],
            "E": [ 2263 ],
            "Q": [ 956 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1534 ],
            "E": [ 2263 ],
            "Q": [ 958 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1535 ],
            "E": [ 2263 ],
            "Q": [ 960 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1536 ],
            "E": [ 2263 ],
            "Q": [ 962 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1362 ],
            "E": [ 2263 ],
            "Q": [ 966 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1538 ],
            "E": [ 2263 ],
            "Q": [ 970 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1539 ],
            "E": [ 2263 ],
            "Q": [ 972 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1540 ],
            "E": [ 2263 ],
            "Q": [ 990 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1541 ],
            "E": [ 2263 ],
            "Q": [ 974 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1542 ],
            "E": [ 2263 ],
            "Q": [ 976 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1363 ],
            "E": [ 2263 ],
            "Q": [ 980 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1543 ],
            "E": [ 2263 ],
            "Q": [ 984 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1364 ],
            "E": [ 2263 ],
            "Q": [ 986 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2328 ],
            "E": [ 2263 ],
            "Q": [ 988 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1544 ],
            "E": [ 2263 ],
            "Q": [ 992 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1545 ],
            "E": [ 2263 ],
            "Q": [ 994 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1546 ],
            "E": [ 2263 ],
            "Q": [ 996 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1547 ],
            "E": [ 2263 ],
            "Q": [ 998 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1548 ],
            "E": [ 2263 ],
            "Q": [ 1000 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1549 ],
            "E": [ 2263 ],
            "Q": [ 1002 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1550 ],
            "E": [ 2263 ],
            "Q": [ 1004 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1551 ],
            "E": [ 2263 ],
            "Q": [ 1006 ]
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1552 ],
            "E": [ 2263 ],
            "Q": [ 948 ]
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2337 ],
            "E": [ 2263 ],
            "Q": [ 3977 ]
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3977 ],
            "I3": [ 1241 ],
            "O": [ 2858 ]
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3978 ],
            "Q": [ 1241 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3979 ],
            "Q": [ 2326 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3090 ],
            "I2": [ 1018 ],
            "I3": [ 1023 ],
            "O": [ 3979 ]
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3980 ],
            "I1": [ 3981 ],
            "I2": [ 1241 ],
            "I3": [ 1018 ],
            "O": [ 3982 ]
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3983 ],
            "Q": [ 3981 ],
            "S": [ 127 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2341 ],
            "E": [ 2263 ],
            "Q": [ 3984 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2843 ],
            "I2": [ 3984 ],
            "I3": [ 3985 ],
            "O": [ 3986 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2843 ],
            "I2": [ 3984 ],
            "I3": [ 3985 ],
            "O": [ 3987 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2680 ],
            "I1": [ 1018 ],
            "I2": [ 3986 ],
            "I3": [ 3988 ],
            "O": [ 3989 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3990 ],
            "CO": [ 3988 ],
            "I0": [ "0" ],
            "I1": [ 3991 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3992 ],
            "CO": [ 3990 ],
            "I0": [ "0" ],
            "I1": [ 3993 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2771 ],
            "I3": [ 3987 ],
            "O": [ 3991 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2720 ],
            "I2": [ 3994 ],
            "I3": [ 3995 ],
            "O": [ 3996 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2718 ],
            "I2": [ 3997 ],
            "I3": [ 1018 ],
            "O": [ 3998 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2663 ],
            "I2": [ 1018 ],
            "I3": [ 3999 ],
            "O": [ 4000 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3993 ],
            "I3": [ 3992 ],
            "O": [ 3999 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2756 ],
            "I3": [ 3987 ],
            "O": [ 3993 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4001 ],
            "CO": [ 3992 ],
            "I0": [ "0" ],
            "I1": [ 4002 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2651 ],
            "I2": [ 1018 ],
            "I3": [ 4003 ],
            "O": [ 4004 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4002 ],
            "I3": [ 4001 ],
            "O": [ 4003 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2849 ],
            "I3": [ 3987 ],
            "O": [ 4002 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4005 ],
            "CO": [ 4001 ],
            "I0": [ "0" ],
            "I1": [ 4006 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2646 ],
            "I2": [ 1018 ],
            "I3": [ 4007 ],
            "O": [ 4008 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4006 ],
            "I3": [ 4005 ],
            "O": [ 4007 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4009 ],
            "I3": [ 3987 ],
            "O": [ 4006 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4010 ],
            "CO": [ 4005 ],
            "I0": [ "0" ],
            "I1": [ 4011 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2641 ],
            "I2": [ 1018 ],
            "I3": [ 4012 ],
            "O": [ 4013 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4011 ],
            "I3": [ 4010 ],
            "O": [ 4012 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4014 ],
            "I3": [ 3987 ],
            "O": [ 4011 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4015 ],
            "CO": [ 4010 ],
            "I0": [ "0" ],
            "I1": [ 4016 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2636 ],
            "I2": [ 1018 ],
            "I3": [ 4017 ],
            "O": [ 4018 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4016 ],
            "I3": [ 4015 ],
            "O": [ 4017 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4019 ],
            "I3": [ 3987 ],
            "O": [ 4016 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4020 ],
            "CO": [ 4015 ],
            "I0": [ "0" ],
            "I1": [ 4021 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2631 ],
            "I2": [ 1018 ],
            "I3": [ 4022 ],
            "O": [ 4023 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4021 ],
            "I3": [ 4020 ],
            "O": [ 4022 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2845 ],
            "I3": [ 3987 ],
            "O": [ 4021 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4024 ],
            "CO": [ 4020 ],
            "I0": [ "0" ],
            "I1": [ 4025 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2626 ],
            "I2": [ 1018 ],
            "I3": [ 4026 ],
            "O": [ 4027 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4025 ],
            "I3": [ 4024 ],
            "O": [ 4026 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4028 ],
            "I3": [ 3987 ],
            "O": [ 4025 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4029 ],
            "CO": [ 4024 ],
            "I0": [ "0" ],
            "I1": [ 4030 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2621 ],
            "I2": [ 1018 ],
            "I3": [ 4031 ],
            "O": [ 4032 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4030 ],
            "I3": [ 4029 ],
            "O": [ 4031 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4033 ],
            "I3": [ 3987 ],
            "O": [ 4030 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4034 ],
            "CO": [ 4029 ],
            "I0": [ "0" ],
            "I1": [ 4035 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2616 ],
            "I2": [ 1018 ],
            "I3": [ 4036 ],
            "O": [ 4037 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4035 ],
            "I3": [ 4034 ],
            "O": [ 4036 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4038 ],
            "I3": [ 3987 ],
            "O": [ 4035 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4039 ],
            "CO": [ 4034 ],
            "I0": [ "0" ],
            "I1": [ 4040 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2611 ],
            "I2": [ 1018 ],
            "I3": [ 4041 ],
            "O": [ 4042 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4040 ],
            "I3": [ 4039 ],
            "O": [ 4041 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2851 ],
            "I3": [ 3987 ],
            "O": [ 4040 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4043 ],
            "CO": [ 4039 ],
            "I0": [ "0" ],
            "I1": [ 4044 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4045 ],
            "I3": [ 4046 ],
            "O": [ 3997 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4047 ],
            "I3": [ 3987 ],
            "O": [ 4045 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4048 ],
            "CO": [ 4046 ],
            "I0": [ "0" ],
            "I1": [ 4049 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2710 ],
            "I2": [ 4050 ],
            "I3": [ 1018 ],
            "O": [ 4051 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2603 ],
            "I2": [ 1018 ],
            "I3": [ 4052 ],
            "O": [ 4053 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4044 ],
            "I3": [ 4043 ],
            "O": [ 4052 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4054 ],
            "I3": [ 3987 ],
            "O": [ 4044 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4055 ],
            "CO": [ 4043 ],
            "I0": [ "0" ],
            "I1": [ 4056 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2750 ],
            "I2": [ 1018 ],
            "I3": [ 4057 ],
            "O": [ 4058 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4056 ],
            "I3": [ 4055 ],
            "O": [ 4057 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4059 ],
            "I3": [ 3987 ],
            "O": [ 4056 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4060 ],
            "CO": [ 4055 ],
            "I0": [ "0" ],
            "I1": [ 4061 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2747 ],
            "I2": [ 1018 ],
            "I3": [ 4062 ],
            "O": [ 4063 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4061 ],
            "I3": [ 4060 ],
            "O": [ 4062 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4064 ],
            "I3": [ 3987 ],
            "O": [ 4061 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4065 ],
            "CO": [ 4060 ],
            "I0": [ "0" ],
            "I1": [ 4066 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2742 ],
            "I2": [ 1018 ],
            "I3": [ 4067 ],
            "O": [ 4068 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4066 ],
            "I3": [ 4065 ],
            "O": [ 4067 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4069 ],
            "I3": [ 3987 ],
            "O": [ 4066 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4070 ],
            "CO": [ 4065 ],
            "I0": [ "0" ],
            "I1": [ 4071 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2737 ],
            "I2": [ 1018 ],
            "I3": [ 4072 ],
            "O": [ 4073 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4071 ],
            "I3": [ 4070 ],
            "O": [ 4072 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4074 ],
            "I3": [ 3987 ],
            "O": [ 4071 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4075 ],
            "CO": [ 4070 ],
            "I0": [ "0" ],
            "I1": [ 4076 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2732 ],
            "I2": [ 1018 ],
            "I3": [ 4077 ],
            "O": [ 4078 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4076 ],
            "I3": [ 4075 ],
            "O": [ 4077 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4079 ],
            "I3": [ 3987 ],
            "O": [ 4076 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4080 ],
            "CO": [ 4075 ],
            "I0": [ "0" ],
            "I1": [ 4081 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2727 ],
            "I2": [ 1018 ],
            "I3": [ 4082 ],
            "O": [ 4083 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4081 ],
            "I3": [ 4080 ],
            "O": [ 4082 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4084 ],
            "I3": [ 3987 ],
            "O": [ 4081 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4085 ],
            "CO": [ 4080 ],
            "I0": [ "0" ],
            "I1": [ 4086 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2722 ],
            "I2": [ 4087 ],
            "I3": [ 1018 ],
            "O": [ 4088 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4086 ],
            "I3": [ 4085 ],
            "O": [ 4087 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4089 ],
            "I3": [ 3987 ],
            "O": [ 4086 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4090 ],
            "CO": [ 4085 ],
            "I0": [ "0" ],
            "I1": [ 4091 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2712 ],
            "I2": [ 4092 ],
            "I3": [ 1018 ],
            "O": [ 4093 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4091 ],
            "I3": [ 4090 ],
            "O": [ 4092 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2852 ],
            "I3": [ 3987 ],
            "O": [ 4091 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4094 ],
            "CO": [ 4090 ],
            "I0": [ "0" ],
            "I1": [ 4095 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2653 ],
            "I2": [ 4096 ],
            "I3": [ 1018 ],
            "O": [ 4097 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4095 ],
            "I3": [ 4094 ],
            "O": [ 4096 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4098 ],
            "I3": [ 3987 ],
            "O": [ 4095 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4046 ],
            "CO": [ 4094 ],
            "I0": [ "0" ],
            "I1": [ 4045 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4049 ],
            "I3": [ 4048 ],
            "O": [ 4050 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4099 ],
            "I3": [ 3987 ],
            "O": [ 4049 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4100 ],
            "CO": [ 4048 ],
            "I0": [ "0" ],
            "I1": [ 4101 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2705 ],
            "I2": [ 4102 ],
            "I3": [ 1018 ],
            "O": [ 4103 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2842 ],
            "I2": [ 1018 ],
            "I3": [ 4104 ],
            "O": [ 4105 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4101 ],
            "I3": [ 4100 ],
            "O": [ 4102 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2846 ],
            "I3": [ 3987 ],
            "O": [ 4101 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4106 ],
            "CO": [ 4100 ],
            "I0": [ "0" ],
            "I1": [ 4107 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2700 ],
            "I2": [ 4108 ],
            "I3": [ 1018 ],
            "O": [ 4109 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4107 ],
            "I3": [ 4106 ],
            "O": [ 4108 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4110 ],
            "I3": [ 3987 ],
            "O": [ 4107 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4111 ],
            "CO": [ 4106 ],
            "I0": [ "0" ],
            "I1": [ 4112 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2695 ],
            "I2": [ 4113 ],
            "I3": [ 1018 ],
            "O": [ 4114 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4112 ],
            "I3": [ 4111 ],
            "O": [ 4113 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4115 ],
            "I3": [ 3987 ],
            "O": [ 4112 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4116 ],
            "CO": [ 4111 ],
            "I0": [ "0" ],
            "I1": [ 4117 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2690 ],
            "I2": [ 4118 ],
            "I3": [ 1018 ],
            "O": [ 4119 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4117 ],
            "I3": [ 4116 ],
            "O": [ 4118 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4120 ],
            "I3": [ 3987 ],
            "O": [ 4117 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4121 ],
            "CO": [ 4116 ],
            "I0": [ "0" ],
            "I1": [ 4122 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2685 ],
            "I2": [ 4123 ],
            "I3": [ 1018 ],
            "O": [ 4124 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4122 ],
            "I3": [ 4121 ],
            "O": [ 4123 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2848 ],
            "I3": [ 3987 ],
            "O": [ 4122 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4125 ],
            "CO": [ 4121 ],
            "I0": [ "0" ],
            "I1": [ 4126 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2675 ],
            "I2": [ 1018 ],
            "I3": [ 4127 ],
            "O": [ 4128 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3991 ],
            "I3": [ 3990 ],
            "O": [ 4127 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2668 ],
            "I2": [ 4129 ],
            "I3": [ 1018 ],
            "O": [ 4130 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4126 ],
            "I3": [ 4125 ],
            "O": [ 4129 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2759 ],
            "I3": [ 3987 ],
            "O": [ 4126 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4131 ],
            "CO": [ 4125 ],
            "I0": [ "0" ],
            "I1": [ 4132 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 4131 ],
            "I0": [ 3987 ],
            "I1": [ 4133 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2842 ],
            "I3": [ 3987 ],
            "O": [ 4133 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4132 ],
            "I3": [ 4131 ],
            "O": [ 3994 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4134 ],
            "I3": [ 4135 ],
            "O": [ 3995 ]
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2770 ],
            "I3": [ 3987 ],
            "O": [ 4132 ]
          }
        },
        "cpu_I.decode_to_execute_IS_MUL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2588 ],
            "E": [ 2263 ],
            "Q": [ 4136 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2327 ],
            "E": [ 2263 ],
            "Q": [ 3985 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110100100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3661 ],
            "I1": [ 3985 ],
            "I2": [ "0" ],
            "I3": [ 4137 ],
            "O": [ 4138 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4139 ],
            "CO": [ 4137 ],
            "I0": [ "0" ],
            "I1": [ 4140 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4141 ],
            "I3": [ 4142 ],
            "O": [ 4143 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4144 ],
            "I3": [ 4145 ],
            "O": [ 4146 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4147 ],
            "I3": [ 4148 ],
            "O": [ 4149 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3672 ],
            "I3": [ 4150 ],
            "O": [ 4147 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4151 ],
            "CO": [ 4148 ],
            "I0": [ "0" ],
            "I1": [ 4152 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4153 ],
            "I3": [ 4154 ],
            "O": [ 4155 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2934 ],
            "I3": [ 4150 ],
            "O": [ 4153 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4148 ],
            "CO": [ 4154 ],
            "I0": [ "0" ],
            "I1": [ 4147 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4156 ],
            "I3": [ 4157 ],
            "O": [ 4158 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3668 ],
            "I3": [ 4150 ],
            "O": [ 4156 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4154 ],
            "CO": [ 4157 ],
            "I0": [ "0" ],
            "I1": [ 4153 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4159 ],
            "I3": [ 4160 ],
            "O": [ 4161 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3666 ],
            "I3": [ 4150 ],
            "O": [ 4159 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4157 ],
            "CO": [ 4160 ],
            "I0": [ "0" ],
            "I1": [ 4156 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4162 ],
            "I3": [ 4163 ],
            "O": [ 4164 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2954 ],
            "I3": [ 4150 ],
            "O": [ 4162 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4160 ],
            "CO": [ 4163 ],
            "I0": [ "0" ],
            "I1": [ 4159 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4165 ],
            "I3": [ 4166 ],
            "O": [ 4167 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3684 ],
            "I3": [ 4150 ],
            "O": [ 4165 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4163 ],
            "CO": [ 4166 ],
            "I0": [ "0" ],
            "I1": [ 4162 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4168 ],
            "I3": [ 4169 ],
            "O": [ 4170 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3016 ],
            "I3": [ 4150 ],
            "O": [ 4168 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4166 ],
            "CO": [ 4169 ],
            "I0": [ "0" ],
            "I1": [ 4165 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4171 ],
            "I3": [ 4172 ],
            "O": [ 4173 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3643 ],
            "I3": [ 4150 ],
            "O": [ 4171 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4169 ],
            "CO": [ 4172 ],
            "I0": [ "0" ],
            "I1": [ 4168 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4174 ],
            "I3": [ 4175 ],
            "O": [ 4176 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3647 ],
            "I3": [ 4150 ],
            "O": [ 4174 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_18_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4172 ],
            "CO": [ 4175 ],
            "I0": [ "0" ],
            "I1": [ 4171 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4177 ],
            "I3": [ 4178 ],
            "O": [ 4179 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2996 ],
            "I3": [ 4150 ],
            "O": [ 4177 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4175 ],
            "CO": [ 4178 ],
            "I0": [ "0" ],
            "I1": [ 4174 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3076 ],
            "I3": [ 4150 ],
            "O": [ 4144 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4142 ],
            "CO": [ 4145 ],
            "I0": [ "0" ],
            "I1": [ 4141 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4180 ],
            "I3": [ 4181 ],
            "O": [ 4182 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4183 ],
            "I3": [ 4184 ],
            "O": [ 4185 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2535 ],
            "I3": [ 4150 ],
            "O": [ 4183 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_20_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 4184 ],
            "I0": [ 4150 ],
            "I1": [ 4186 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_20_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3639 ],
            "I3": [ 4150 ],
            "O": [ 4186 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4187 ],
            "I3": [ 4188 ],
            "O": [ 4189 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3654 ],
            "I3": [ 4150 ],
            "O": [ 4187 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_21_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4178 ],
            "CO": [ 4188 ],
            "I0": [ "0" ],
            "I1": [ 4177 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4140 ],
            "I3": [ 4139 ],
            "O": [ 4190 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3658 ],
            "I3": [ 4150 ],
            "O": [ 4140 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_22_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4188 ],
            "CO": [ 4139 ],
            "I0": [ "0" ],
            "I1": [ 4187 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4191 ],
            "I3": [ 4192 ],
            "O": [ 4193 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3646 ],
            "I3": [ 4150 ],
            "O": [ 4191 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4184 ],
            "CO": [ 4192 ],
            "I0": [ "0" ],
            "I1": [ 4183 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4194 ],
            "I3": [ 4195 ],
            "O": [ 4196 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3650 ],
            "I3": [ 4150 ],
            "O": [ 4194 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4192 ],
            "CO": [ 4195 ],
            "I0": [ "0" ],
            "I1": [ 4191 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4197 ],
            "I3": [ 4198 ],
            "O": [ 4199 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3653 ],
            "I3": [ 4150 ],
            "O": [ 4197 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_25_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4195 ],
            "CO": [ 4198 ],
            "I0": [ "0" ],
            "I1": [ 4194 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4200 ],
            "I3": [ 4201 ],
            "O": [ 4202 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3022 ],
            "I3": [ 4150 ],
            "O": [ 4200 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_26_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4198 ],
            "CO": [ 4201 ],
            "I0": [ "0" ],
            "I1": [ 4197 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4203 ],
            "I3": [ 4204 ],
            "O": [ 4205 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3036 ],
            "I3": [ 4150 ],
            "O": [ 4203 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_27_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4201 ],
            "CO": [ 4204 ],
            "I0": [ "0" ],
            "I1": [ 4200 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4206 ],
            "I3": [ 4207 ],
            "O": [ 4208 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3047 ],
            "I3": [ 4150 ],
            "O": [ 4206 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_28_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4204 ],
            "CO": [ 4207 ],
            "I0": [ "0" ],
            "I1": [ 4203 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4209 ],
            "I3": [ 4210 ],
            "O": [ 4211 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3061 ],
            "I3": [ 4150 ],
            "O": [ 4209 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4207 ],
            "CO": [ 4210 ],
            "I0": [ "0" ],
            "I1": [ 4206 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2870 ],
            "I3": [ 4150 ],
            "O": [ 4180 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4145 ],
            "CO": [ 4181 ],
            "I0": [ "0" ],
            "I1": [ 4144 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4212 ],
            "I3": [ 4213 ],
            "O": [ 4214 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2882 ],
            "I3": [ 4150 ],
            "O": [ 4212 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4181 ],
            "CO": [ 4213 ],
            "I0": [ "0" ],
            "I1": [ 4180 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4215 ],
            "I3": [ 4216 ],
            "O": [ 4217 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3657 ],
            "I3": [ 4150 ],
            "O": [ 4215 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4213 ],
            "CO": [ 4216 ],
            "I0": [ "0" ],
            "I1": [ 4212 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4218 ],
            "I3": [ 4219 ],
            "O": [ 4220 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2898 ],
            "I3": [ 4150 ],
            "O": [ 4218 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4216 ],
            "CO": [ 4219 ],
            "I0": [ "0" ],
            "I1": [ 4215 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4221 ],
            "I3": [ 4222 ],
            "O": [ 4223 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3664 ],
            "I3": [ 4150 ],
            "O": [ 4221 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4219 ],
            "CO": [ 4222 ],
            "I0": [ "0" ],
            "I1": [ 4218 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4224 ],
            "I3": [ 4225 ],
            "O": [ 4226 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2913 ],
            "I3": [ 4150 ],
            "O": [ 4224 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4222 ],
            "CO": [ 4225 ],
            "I0": [ "0" ],
            "I1": [ 4221 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4227 ],
            "I3": [ 4228 ],
            "O": [ 4229 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3676 ],
            "I3": [ 4150 ],
            "O": [ 4227 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4225 ],
            "CO": [ 4228 ],
            "I0": [ "0" ],
            "I1": [ 4224 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4152 ],
            "I3": [ 4151 ],
            "O": [ 4230 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3674 ],
            "I3": [ 4150 ],
            "O": [ 4152 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4228 ],
            "CO": [ 4151 ],
            "I0": [ "0" ],
            "I1": [ 4227 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3641 ],
            "I3": [ 4150 ],
            "O": [ 4141 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4210 ],
            "CO": [ 4142 ],
            "I0": [ "0" ],
            "I1": [ 4209 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3639 ],
            "I2": [ 3985 ],
            "I3": [ 4231 ],
            "O": [ 4232 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3653 ],
            "I1": [ 3650 ],
            "I2": [ 3646 ],
            "I3": [ 2535 ],
            "O": [ 4231 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4233 ],
            "I3": [ 4234 ],
            "O": [ 4235 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4236 ],
            "I2": [ 4237 ],
            "I3": [ 4238 ],
            "O": [ 4239 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2954 ],
            "I1": [ 3666 ],
            "I2": [ 3668 ],
            "I3": [ 2934 ],
            "O": [ 4236 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3661 ],
            "I1": [ 3658 ],
            "I2": [ 3654 ],
            "I3": [ 2996 ],
            "O": [ 4237 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3647 ],
            "I1": [ 3643 ],
            "I2": [ 3016 ],
            "I3": [ 3684 ],
            "O": [ 4238 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4240 ],
            "I3": [ 4241 ],
            "O": [ 4242 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3664 ],
            "I1": [ 2898 ],
            "I2": [ 3657 ],
            "I3": [ 964 ],
            "O": [ 4240 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3672 ],
            "I1": [ 3674 ],
            "I2": [ 3676 ],
            "I3": [ 2913 ],
            "O": [ 4241 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3061 ],
            "I1": [ 3047 ],
            "I2": [ 3036 ],
            "I3": [ 3022 ],
            "O": [ 4233 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2882 ],
            "I1": [ 2870 ],
            "I2": [ 3076 ],
            "I3": [ 3641 ],
            "O": [ 4234 ]
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3661 ],
            "I3": [ 3985 ],
            "O": [ 4150 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2591 ],
            "E": [ 2263 ],
            "Q": [ 3980 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3980 ],
            "I1": [ 1241 ],
            "I2": [ 1018 ],
            "I3": [ 4243 ],
            "O": [ 941 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1013 ],
            "I2": [ 944 ],
            "I3": [ 4243 ],
            "O": [ 1478 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 944 ],
            "I3": [ 4243 ],
            "O": [ 1469 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1469 ],
            "I3": [ 4244 ],
            "O": [ 3978 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1241 ],
            "I1": [ 1365 ],
            "I2": [ 1020 ],
            "I3": [ 1475 ],
            "O": [ 4244 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1241 ],
            "I2": [ 1020 ],
            "I3": [ 1469 ],
            "O": [ 4245 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1154 ],
            "I2": [ 1365 ],
            "I3": [ 1469 ],
            "O": [ 1015 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1018 ],
            "I2": [ 1023 ],
            "I3": [ 4245 ],
            "O": [ 4246 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4246 ],
            "Q": [ 3090 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFR_D_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2326 ],
            "I1": [ 3090 ],
            "I2": [ 2858 ],
            "I3": [ 3982 ],
            "O": [ 2263 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4247 ],
            "I2": [ 1020 ],
            "I3": [ 1478 ],
            "O": [ 4248 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4248 ],
            "Q": [ 1022 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1154 ],
            "I1": [ 1009 ],
            "I2": [ 1011 ],
            "I3": [ 1013 ],
            "O": [ 1024 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1020 ],
            "I3": [ 1478 ],
            "O": [ 1012 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1022 ],
            "I2": [ 1018 ],
            "I3": [ 1023 ],
            "O": [ 4247 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1391 ],
            "I3": [ 1023 ],
            "O": [ 4243 ]
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 740 ],
            "I2": [ 937 ],
            "I3": [ 941 ],
            "O": [ 3983 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1483 ],
            "E": [ 2263 ],
            "Q": [ 4249 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1485 ],
            "E": [ 2263 ],
            "Q": [ 4250 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1487 ],
            "E": [ 2263 ],
            "Q": [ 4251 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1489 ],
            "E": [ 2263 ],
            "Q": [ 2932 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1491 ],
            "E": [ 2263 ],
            "Q": [ 4252 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1493 ],
            "E": [ 2263 ],
            "Q": [ 4253 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1495 ],
            "E": [ 2263 ],
            "Q": [ 4254 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1497 ],
            "E": [ 2263 ],
            "Q": [ 2911 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1499 ],
            "E": [ 2263 ],
            "Q": [ 4255 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1501 ],
            "E": [ 2263 ],
            "Q": [ 2896 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1503 ],
            "E": [ 2263 ],
            "Q": [ 4256 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1505 ],
            "E": [ 2263 ],
            "Q": [ 2880 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1507 ],
            "E": [ 2263 ],
            "Q": [ 4257 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1509 ],
            "E": [ 2263 ],
            "Q": [ 2867 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1432 ],
            "E": [ 2263 ],
            "Q": [ 3074 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1377 ],
            "E": [ 2263 ],
            "Q": [ 4258 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1394 ],
            "E": [ 2263 ],
            "Q": [ 3059 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1404 ],
            "E": [ 2263 ],
            "Q": [ 3045 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1414 ],
            "E": [ 2263 ],
            "Q": [ 3034 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1422 ],
            "E": [ 2263 ],
            "Q": [ 3014 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1446 ],
            "E": [ 2263 ],
            "Q": [ 4259 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1457 ],
            "E": [ 2263 ],
            "Q": [ 4260 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1461 ],
            "E": [ 2263 ],
            "Q": [ 4261 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1511 ],
            "E": [ 2263 ],
            "Q": [ 2994 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1513 ],
            "E": [ 2263 ],
            "Q": [ 4262 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1515 ],
            "E": [ 2263 ],
            "Q": [ 4263 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1517 ],
            "E": [ 2263 ],
            "Q": [ 4264 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1519 ],
            "E": [ 2263 ],
            "Q": [ 4265 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1521 ],
            "E": [ 2263 ],
            "Q": [ 2952 ]
          }
        },
        "cpu_I.decode_to_execute_PC_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1523 ],
            "E": [ 2263 ],
            "Q": [ 4266 ]
          }
        },
        "cpu_I.decode_to_execute_PREDICTION_HAD_BRANCHED2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1815 ],
            "E": [ 2263 ],
            "Q": [ 4267 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2590 ],
            "E": [ 2263 ],
            "Q": [ 4268 ],
            "R": [ 2855 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1549 ],
            "I1": [ 970 ],
            "I2": [ 4268 ],
            "I3": [ 1241 ],
            "O": [ 4269 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 970 ],
            "I2": [ 4268 ],
            "I3": [ 1241 ],
            "O": [ 4270 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1534 ],
            "I1": [ 976 ],
            "I2": [ 4271 ],
            "I3": [ 4270 ],
            "O": [ 4272 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1533 ],
            "I2": [ 972 ],
            "I3": [ 974 ],
            "O": [ 4271 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1549 ],
            "I2": [ 970 ],
            "I3": [ 4273 ],
            "O": [ 4274 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1530 ],
            "I2": [ 972 ],
            "I3": [ 978 ],
            "O": [ 4275 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1551 ],
            "I1": [ 1552 ],
            "I2": [ 974 ],
            "I3": [ 976 ],
            "O": [ 4276 ]
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1551 ],
            "I1": [ 1552 ],
            "I2": [ 974 ],
            "I3": [ 976 ],
            "O": [ 4273 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3832 ],
            "E": [ 2263 ],
            "Q": [ 2843 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3837 ],
            "E": [ 2263 ],
            "Q": [ 2771 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3748 ],
            "E": [ 2263 ],
            "Q": [ 4038 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3756 ],
            "E": [ 2263 ],
            "Q": [ 2851 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3766 ],
            "E": [ 2263 ],
            "Q": [ 4054 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3771 ],
            "E": [ 2263 ],
            "Q": [ 4059 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3774 ],
            "E": [ 2263 ],
            "Q": [ 4064 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3777 ],
            "E": [ 2263 ],
            "Q": [ 4069 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3782 ],
            "E": [ 2263 ],
            "Q": [ 4074 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3785 ],
            "E": [ 2263 ],
            "Q": [ 4079 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3790 ],
            "E": [ 2263 ],
            "Q": [ 4084 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3795 ],
            "E": [ 2263 ],
            "Q": [ 4089 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3720 ],
            "E": [ 2263 ],
            "Q": [ 2756 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3801 ],
            "E": [ 2263 ],
            "Q": [ 2852 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3806 ],
            "E": [ 2263 ],
            "Q": [ 4098 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3712 ],
            "E": [ 2263 ],
            "Q": [ 4047 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3754 ],
            "E": [ 2263 ],
            "Q": [ 4099 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3799 ],
            "E": [ 2263 ],
            "Q": [ 2846 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3812 ],
            "E": [ 2263 ],
            "Q": [ 4110 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3817 ],
            "E": [ 2263 ],
            "Q": [ 4115 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3822 ],
            "E": [ 2263 ],
            "Q": [ 4120 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3827 ],
            "E": [ 2263 ],
            "Q": [ 2848 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3714 ],
            "E": [ 2263 ],
            "Q": [ 2759 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3723 ],
            "E": [ 2263 ],
            "Q": [ 2849 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3761 ],
            "E": [ 2263 ],
            "Q": [ 2770 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3710 ],
            "E": [ 2263 ],
            "Q": [ 2842 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3726 ],
            "E": [ 2263 ],
            "Q": [ 4009 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3729 ],
            "E": [ 2263 ],
            "Q": [ 4014 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3732 ],
            "E": [ 2263 ],
            "Q": [ 4019 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3735 ],
            "E": [ 2263 ],
            "Q": [ 2845 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3738 ],
            "E": [ 2263 ],
            "Q": [ 4028 ]
          }
        },
        "cpu_I.decode_to_execute_RS1_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3743 ],
            "E": [ 2263 ],
            "Q": [ 4033 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3956 ],
            "E": [ 2263 ],
            "Q": [ 3661 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3959 ],
            "E": [ 2263 ],
            "Q": [ 3658 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3884 ],
            "E": [ 2263 ],
            "Q": [ 3668 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3892 ],
            "E": [ 2263 ],
            "Q": [ 2934 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3898 ],
            "E": [ 2263 ],
            "Q": [ 3672 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3901 ],
            "E": [ 2263 ],
            "Q": [ 3674 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3906 ],
            "E": [ 2263 ],
            "Q": [ 3676 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3911 ],
            "E": [ 2263 ],
            "Q": [ 2913 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3914 ],
            "E": [ 2263 ],
            "Q": [ 3664 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3919 ],
            "E": [ 2263 ],
            "Q": [ 2898 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3922 ],
            "E": [ 2263 ],
            "Q": [ 3657 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3925 ],
            "E": [ 2263 ],
            "Q": [ 2882 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3851 ],
            "E": [ 2263 ],
            "Q": [ 3654 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3935 ],
            "E": [ 2263 ],
            "Q": [ 2870 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3938 ],
            "E": [ 2263 ],
            "Q": [ 3076 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3845 ],
            "E": [ 2263 ],
            "Q": [ 3641 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3890 ],
            "E": [ 2263 ],
            "Q": [ 3061 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3933 ],
            "E": [ 2263 ],
            "Q": [ 3047 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3944 ],
            "E": [ 2263 ],
            "Q": [ 3036 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3947 ],
            "E": [ 2263 ],
            "Q": [ 3022 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3950 ],
            "E": [ 2263 ],
            "Q": [ 3653 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3953 ],
            "E": [ 2263 ],
            "Q": [ 3650 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3847 ],
            "E": [ 2263 ],
            "Q": [ 3646 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3856 ],
            "E": [ 2263 ],
            "Q": [ 2996 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3895 ],
            "E": [ 2263 ],
            "Q": [ 2535 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3843 ],
            "E": [ 2263 ],
            "Q": [ 3639 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3861 ],
            "E": [ 2263 ],
            "Q": [ 3647 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3866 ],
            "E": [ 2263 ],
            "Q": [ 3643 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3868 ],
            "E": [ 2263 ],
            "Q": [ 3016 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3873 ],
            "E": [ 2263 ],
            "Q": [ 3684 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3878 ],
            "E": [ 2263 ],
            "Q": [ 2954 ]
          }
        },
        "cpu_I.decode_to_execute_RS2_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3881 ],
            "E": [ 2263 ],
            "Q": [ 3666 ]
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3291 ],
            "E": [ 2263 ],
            "Q": [ 4277 ]
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3294 ],
            "E": [ 2263 ],
            "Q": [ 4278 ]
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4277 ],
            "I2": [ 4278 ],
            "I3": [ 2543 ],
            "O": [ 2410 ]
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4277 ],
            "I3": [ 4278 ],
            "O": [ 2378 ]
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 952 ],
            "I1": [ 4120 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2380 ]
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 996 ],
            "I1": [ 4009 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2379 ]
          }
        },
        "cpu_I.decode_to_execute_SRC1_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2856 ],
            "E": [ 2263 ],
            "Q": [ 2757 ]
          }
        },
        "cpu_I.decode_to_execute_SRC1_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2857 ],
            "E": [ 2263 ],
            "Q": [ 2758 ]
          }
        },
        "cpu_I.decode_to_execute_SRC2_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2330 ],
            "E": [ 2263 ],
            "Q": [ 2871 ]
          }
        },
        "cpu_I.decode_to_execute_SRC2_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2331 ],
            "E": [ 2263 ],
            "Q": [ 2872 ]
          }
        },
        "cpu_I.decode_to_execute_SRC2_FORCE_ZERO_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3964 ],
            "E": [ 2263 ],
            "Q": [ 1254 ]
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2340 ],
            "E": [ 2263 ],
            "Q": [ 4279 ]
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4279 ],
            "I2": [ 1251 ],
            "I3": [ 1252 ],
            "O": [ 2778 ]
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4249 ],
            "I2": [ 2868 ],
            "I3": [ 4280 ],
            "O": [ 1252 ]
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3661 ],
            "I1": [ 943 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4280 ]
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1251 ],
            "I2": [ 4281 ],
            "I3": [ 1255 ],
            "O": [ 2779 ]
          }
        },
        "cpu_I.decode_to_execute_SRC_USE_SUB_LESS_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3966 ],
            "E": [ 2263 ],
            "Q": [ 2991 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3967 ],
            "I1": [ 4267 ],
            "I2": [ 4282 ],
            "I3": [ 4283 ],
            "O": [ 4284 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 2770 ],
            "I2": [ 3969 ],
            "I3": [ 4285 ],
            "O": [ 4282 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4286 ],
            "I1": [ 4287 ],
            "I2": [ 4288 ],
            "I3": [ 4289 ],
            "O": [ 4283 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3968 ],
            "I2": [ 4286 ],
            "I3": [ 4290 ],
            "O": [ 4287 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2781 ],
            "I1": [ 4291 ],
            "I2": [ 4292 ],
            "I3": [ 4293 ],
            "O": [ 4290 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4294 ],
            "I1": [ 4295 ],
            "I2": [ 4296 ],
            "I3": [ 4297 ],
            "O": [ 4293 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2993 ],
            "I1": [ 4298 ],
            "I2": [ 4299 ],
            "I3": [ 4300 ],
            "O": [ 4291 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2951 ],
            "I1": [ 3032 ],
            "I2": [ 3009 ],
            "I3": [ 3013 ],
            "O": [ 4292 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4301 ],
            "I1": [ 4302 ],
            "I2": [ 2778 ],
            "I3": [ 2779 ],
            "O": [ 4289 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 962 ],
            "I2": [ 4302 ],
            "I3": [ 4290 ],
            "O": [ 4288 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 962 ],
            "I3": [ 966 ],
            "O": [ 4301 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3661 ],
            "I3": [ 4302 ],
            "O": [ 4303 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 964 ],
            "I3": [ 966 ],
            "O": [ 4302 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 962 ],
            "I2": [ 964 ],
            "I3": [ 966 ],
            "O": [ 4286 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 3967 ],
            "I2": [ 3968 ],
            "I3": [ 4304 ],
            "O": [ 4285 ]
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 976 ],
            "I2": [ 3967 ],
            "I3": [ 4267 ],
            "O": [ 4304 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4305 ],
            "I2": [ 4306 ],
            "I3": [ 4307 ],
            "O": [ 4308 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4309 ],
            "I2": [ 4310 ],
            "I3": [ 4311 ],
            "O": [ 4312 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4313 ],
            "I2": [ 4314 ],
            "I3": [ 4315 ],
            "O": [ 4316 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4059 ],
            "I2": [ 4253 ],
            "I3": [ 3969 ],
            "O": [ 4313 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4317 ],
            "O": [ 4314 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 954 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4317 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4318 ],
            "CO": [ 4315 ],
            "I0": [ 4319 ],
            "I1": [ 4320 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4321 ],
            "I2": [ 4322 ],
            "I3": [ 4323 ],
            "O": [ 4324 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4252 ],
            "I2": [ 4054 ],
            "I3": [ 3969 ],
            "O": [ 4321 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4325 ],
            "O": [ 4322 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 952 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4325 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4315 ],
            "CO": [ 4323 ],
            "I0": [ 4313 ],
            "I1": [ 4314 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4326 ],
            "I2": [ 4306 ],
            "I3": [ 4327 ],
            "O": [ 4328 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2932 ],
            "I2": [ 2851 ],
            "I3": [ 3969 ],
            "O": [ 4326 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4323 ],
            "CO": [ 4327 ],
            "I0": [ 4321 ],
            "I1": [ 4322 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4329 ],
            "I2": [ 4306 ],
            "I3": [ 4330 ],
            "O": [ 4331 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4251 ],
            "I2": [ 4038 ],
            "I3": [ 3969 ],
            "O": [ 4329 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4327 ],
            "CO": [ 4330 ],
            "I0": [ 4326 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4332 ],
            "I2": [ 4306 ],
            "I3": [ 4333 ],
            "O": [ 4334 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4266 ],
            "I2": [ 4033 ],
            "I3": [ 3969 ],
            "O": [ 4332 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4330 ],
            "CO": [ 4333 ],
            "I0": [ 4329 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4335 ],
            "I2": [ 4306 ],
            "I3": [ 4336 ],
            "O": [ 4337 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2952 ],
            "I2": [ 4028 ],
            "I3": [ 3969 ],
            "O": [ 4335 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4333 ],
            "CO": [ 4336 ],
            "I0": [ 4332 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4338 ],
            "I2": [ 4306 ],
            "I3": [ 4339 ],
            "O": [ 4340 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2845 ],
            "I2": [ 4265 ],
            "I3": [ 3969 ],
            "O": [ 4338 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4336 ],
            "CO": [ 4339 ],
            "I0": [ 4335 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4341 ],
            "I2": [ 4306 ],
            "I3": [ 4342 ],
            "O": [ 4343 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4264 ],
            "I2": [ 4019 ],
            "I3": [ 3969 ],
            "O": [ 4341 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_17_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4339 ],
            "CO": [ 4342 ],
            "I0": [ 4338 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4344 ],
            "I2": [ 4306 ],
            "I3": [ 4345 ],
            "O": [ 4346 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4014 ],
            "I2": [ 4263 ],
            "I3": [ 3969 ],
            "O": [ 4344 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_18_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4342 ],
            "CO": [ 4345 ],
            "I0": [ 4341 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4347 ],
            "I2": [ 4306 ],
            "I3": [ 4348 ],
            "O": [ 4349 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4009 ],
            "I2": [ 4262 ],
            "I3": [ 3969 ],
            "O": [ 4347 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_19_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4345 ],
            "CO": [ 4348 ],
            "I0": [ 4344 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4258 ],
            "I2": [ 4047 ],
            "I3": [ 3969 ],
            "O": [ 4309 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 968 ],
            "I3": [ 4350 ],
            "O": [ 4310 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 943 ],
            "I3": [ 4350 ],
            "O": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4250 ],
            "I2": [ 2771 ],
            "I3": [ 3969 ],
            "O": [ 4351 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4267 ],
            "I3": [ 3969 ],
            "O": [ 4350 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4352 ],
            "CO": [ 4311 ],
            "I0": [ 4353 ],
            "I1": [ 4354 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4355 ],
            "I2": [ 4356 ],
            "I3": [ 4357 ],
            "O": [ 4358 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4359 ],
            "I2": [ 4306 ],
            "I3": [ 4360 ],
            "O": [ 4361 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2994 ],
            "I2": [ 2849 ],
            "I3": [ 3969 ],
            "O": [ 4359 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_20_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4348 ],
            "CO": [ 4360 ],
            "I0": [ 4347 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4362 ],
            "I2": [ 4306 ],
            "I3": [ 4363 ],
            "O": [ 4364 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2756 ],
            "I2": [ 4257 ],
            "I3": [ 3969 ],
            "O": [ 4362 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_21_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4360 ],
            "CO": [ 4363 ],
            "I0": [ 4359 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4351 ],
            "I2": [ 4306 ],
            "I3": [ 4365 ],
            "O": [ 4366 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_22_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4363 ],
            "CO": [ 4365 ],
            "I0": [ 4362 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4367 ],
            "I2": [ 4368 ],
            "I3": [ 4369 ],
            "O": [ 4370 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2759 ],
            "I2": [ 4261 ],
            "I3": [ 3969 ],
            "O": [ 4367 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1006 ],
            "I1": [ 974 ],
            "I2": [ 3967 ],
            "I3": [ 4350 ],
            "O": [ 4368 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4371 ],
            "CO": [ 4369 ],
            "I0": [ 4372 ],
            "I1": [ 4373 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 4371 ],
            "I0": [ 4374 ],
            "I1": [ 4375 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2842 ],
            "I3": [ 3969 ],
            "O": [ 4374 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 950 ],
            "I3": [ 3969 ],
            "O": [ 4375 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2770 ],
            "I3": [ 3969 ],
            "O": [ 4372 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4376 ],
            "O": [ 4373 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 976 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4376 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4377 ],
            "I2": [ 4378 ],
            "I3": [ 4379 ],
            "O": [ 4380 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_24_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4260 ],
            "I2": [ 2848 ],
            "I3": [ 3969 ],
            "O": [ 4377 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_24_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1004 ],
            "I1": [ 972 ],
            "I2": [ 3967 ],
            "I3": [ 4350 ],
            "O": [ 4378 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_24_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4369 ],
            "CO": [ 4379 ],
            "I0": [ 4367 ],
            "I1": [ 4368 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4381 ],
            "I2": [ 4382 ],
            "I3": [ 4383 ],
            "O": [ 4384 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_25_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4120 ],
            "I2": [ 4259 ],
            "I3": [ 3969 ],
            "O": [ 4381 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_25_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1002 ],
            "I1": [ 970 ],
            "I2": [ 3967 ],
            "I3": [ 4350 ],
            "O": [ 4382 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_25_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4379 ],
            "CO": [ 4383 ],
            "I0": [ 4377 ],
            "I1": [ 4378 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4385 ],
            "I2": [ 4386 ],
            "I3": [ 4387 ],
            "O": [ 4388 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_26_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3014 ],
            "I2": [ 4115 ],
            "I3": [ 3969 ],
            "O": [ 4385 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_26_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1000 ],
            "I3": [ 4350 ],
            "O": [ 4386 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_26_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4383 ],
            "CO": [ 4387 ],
            "I0": [ 4381 ],
            "I1": [ 4382 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4389 ],
            "I2": [ 4390 ],
            "I3": [ 4391 ],
            "O": [ 4392 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_27_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3034 ],
            "I2": [ 4110 ],
            "I3": [ 3969 ],
            "O": [ 4389 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_27_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 998 ],
            "I3": [ 4350 ],
            "O": [ 4390 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_27_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4387 ],
            "CO": [ 4391 ],
            "I0": [ 4385 ],
            "I1": [ 4386 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4393 ],
            "I2": [ 4394 ],
            "I3": [ 4395 ],
            "O": [ 4396 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_28_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2846 ],
            "I2": [ 3045 ],
            "I3": [ 3969 ],
            "O": [ 4393 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_28_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 996 ],
            "I3": [ 4350 ],
            "O": [ 4394 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_28_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4391 ],
            "CO": [ 4395 ],
            "I0": [ 4389 ],
            "I1": [ 4390 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4353 ],
            "I2": [ 4354 ],
            "I3": [ 4352 ],
            "O": [ 4397 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_29_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3059 ],
            "I2": [ 4099 ],
            "I3": [ 3969 ],
            "O": [ 4353 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_29_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 990 ],
            "I3": [ 4350 ],
            "O": [ 4354 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_29_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4395 ],
            "CO": [ 4352 ],
            "I0": [ 4393 ],
            "I1": [ 4394 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3074 ],
            "I2": [ 4098 ],
            "I3": [ 3969 ],
            "O": [ 4355 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 946 ],
            "I3": [ 4350 ],
            "O": [ 4356 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4311 ],
            "CO": [ 4357 ],
            "I0": [ 4309 ],
            "I1": [ 4310 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4398 ],
            "I2": [ 4399 ],
            "I3": [ 4400 ],
            "O": [ 4401 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2867 ],
            "I2": [ 2852 ],
            "I3": [ 3969 ],
            "O": [ 4398 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 943 ],
            "I2": [ 3969 ],
            "I3": [ 4402 ],
            "O": [ 4399 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 3967 ],
            "I2": [ 3968 ],
            "I3": [ 4403 ],
            "O": [ 4402 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 3967 ],
            "I2": [ 4267 ],
            "I3": [ 3968 ],
            "O": [ 4403 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4357 ],
            "CO": [ 4400 ],
            "I0": [ 4355 ],
            "I1": [ 4356 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4404 ],
            "I2": [ 4405 ],
            "I3": [ 4406 ],
            "O": [ 4407 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4089 ],
            "I2": [ 2880 ],
            "I3": [ 3969 ],
            "O": [ 4404 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4408 ],
            "O": [ 4405 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 966 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4408 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4400 ],
            "CO": [ 4406 ],
            "I0": [ 4398 ],
            "I1": [ 4399 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4409 ],
            "I2": [ 4410 ],
            "I3": [ 4411 ],
            "O": [ 4412 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4084 ],
            "I2": [ 4256 ],
            "I3": [ 3969 ],
            "O": [ 4409 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4413 ],
            "O": [ 4410 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 964 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4413 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4406 ],
            "CO": [ 4411 ],
            "I0": [ 4404 ],
            "I1": [ 4405 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4414 ],
            "I2": [ 4415 ],
            "I3": [ 4416 ],
            "O": [ 4417 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2896 ],
            "I2": [ 4079 ],
            "I3": [ 3969 ],
            "O": [ 4414 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4418 ],
            "O": [ 4415 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 962 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4418 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4411 ],
            "CO": [ 4416 ],
            "I0": [ 4409 ],
            "I1": [ 4410 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4419 ],
            "I2": [ 4420 ],
            "I3": [ 4421 ],
            "O": [ 4422 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4255 ],
            "I2": [ 4074 ],
            "I3": [ 3969 ],
            "O": [ 4419 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4423 ],
            "O": [ 4420 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 960 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4423 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4416 ],
            "CO": [ 4421 ],
            "I0": [ 4414 ],
            "I1": [ 4415 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4424 ],
            "I2": [ 4425 ],
            "I3": [ 4426 ],
            "O": [ 4427 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2911 ],
            "I2": [ 4069 ],
            "I3": [ 3969 ],
            "O": [ 4424 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4428 ],
            "O": [ 4425 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 958 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4428 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4421 ],
            "CO": [ 4426 ],
            "I0": [ 4419 ],
            "I1": [ 4420 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4319 ],
            "I2": [ 4320 ],
            "I3": [ 4318 ],
            "O": [ 4429 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4064 ],
            "I2": [ 4254 ],
            "I3": [ 3969 ],
            "O": [ 4319 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 4267 ],
            "I2": [ 3969 ],
            "I3": [ 4430 ],
            "O": [ 4320 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 956 ],
            "I2": [ 3967 ],
            "I3": [ 3968 ],
            "O": [ 4430 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4426 ],
            "CO": [ 4318 ],
            "I0": [ 4424 ],
            "I1": [ 4425 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2843 ],
            "I2": [ 4249 ],
            "I3": [ 3969 ],
            "O": [ 4305 ]
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4365 ],
            "CO": [ 4307 ],
            "I0": [ 4351 ],
            "I1": [ 4306 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4431 ],
            "E": [ 2263 ],
            "Q": [ 4432 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1528 ],
            "I2": [ 4433 ],
            "I3": [ 4434 ],
            "O": [ 4431 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4432 ],
            "I3": [ 1153 ],
            "O": [ 2261 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_LUT4_I2_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4435 ],
            "Q": [ 2260 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_LUT4_I2_O_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2260 ],
            "I2": [ 2261 ],
            "I3": [ 1223 ],
            "O": [ 4435 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_3008_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4436 ],
            "E": [ 2263 ],
            "Q": [ 1037 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_3008_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1528 ],
            "I2": [ 4433 ],
            "I3": [ 4434 ],
            "O": [ 4436 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4437 ],
            "E": [ 2263 ],
            "Q": [ 1042 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1547 ],
            "I1": [ 4438 ],
            "I2": [ 4439 ],
            "I3": [ 4440 ],
            "O": [ 4437 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4441 ],
            "I3": [ 4440 ],
            "O": [ 4434 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1528 ],
            "I3": [ 4433 ],
            "O": [ 4439 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "I2": [ 1552 ],
            "I3": [ 1530 ],
            "O": [ 4442 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1546 ],
            "I2": [ 1548 ],
            "I3": [ 1549 ],
            "O": [ 4438 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1529 ],
            "I3": [ 1540 ],
            "O": [ 4433 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1547 ],
            "I2": [ 1548 ],
            "I3": [ 1549 ],
            "O": [ 4441 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 1530 ],
            "I3": [ 4443 ],
            "O": [ 4440 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1042 ],
            "I3": [ 1153 ],
            "O": [ 1047 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1042 ],
            "I3": [ 1145 ],
            "O": [ 4444 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_1_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1146 ],
            "E": [ 1040 ],
            "Q": [ 4445 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 4445 ],
            "I2": [ 4444 ],
            "I3": [ 4446 ],
            "O": [ 2873 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4089 ],
            "I1": [ 966 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2522 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1165 ],
            "I1": [ 1086 ],
            "I2": [ 1034 ],
            "I3": [ 1043 ],
            "O": [ 4446 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4447 ],
            "I2": [ 4448 ],
            "I3": [ 4449 ],
            "O": [ 1050 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1145 ],
            "I3": [ 1052 ],
            "O": [ 1147 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4450 ],
            "Q": [ 4448 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4451 ],
            "Q": [ 4447 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_772_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4452 ],
            "E": [ 2263 ],
            "Q": [ 1035 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_772_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1547 ],
            "I1": [ 4438 ],
            "I2": [ 4442 ],
            "I3": [ 4439 ],
            "O": [ 4452 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4453 ],
            "E": [ 2263 ],
            "Q": [ 4454 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1547 ],
            "I1": [ 4438 ],
            "I2": [ 4455 ],
            "I3": [ 4439 ],
            "O": [ 4453 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "I2": [ 1552 ],
            "I3": [ 1530 ],
            "O": [ 4455 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4454 ],
            "I3": [ 1153 ],
            "O": [ 1183 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_833_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4456 ],
            "E": [ 2263 ],
            "Q": [ 1043 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_833_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1530 ],
            "I2": [ 4443 ],
            "I3": [ 4457 ],
            "O": [ 4456 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_833_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1550 ],
            "I3": [ 1551 ],
            "O": [ 4443 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_834_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4458 ],
            "E": [ 2263 ],
            "Q": [ 1029 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_834_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1530 ],
            "I2": [ 4443 ],
            "I3": [ 4457 ],
            "O": [ 4458 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_835_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4459 ],
            "E": [ 2263 ],
            "Q": [ 1034 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_835_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1530 ],
            "I2": [ 4443 ],
            "I3": [ 4457 ],
            "O": [ 4459 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_836_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4460 ],
            "E": [ 2263 ],
            "Q": [ 1128 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_836_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4442 ],
            "I3": [ 4457 ],
            "O": [ 4460 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_836_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1547 ],
            "I2": [ 4438 ],
            "I3": [ 4439 ],
            "O": [ 4457 ]
          }
        },
        "cpu_I.execute_CsrPlugin_csr_836_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1128 ],
            "I3": [ 1153 ],
            "O": [ 1127 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2395 ],
            "I3": [ 3062 ],
            "O": [ 1211 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2393 ],
            "I3": [ 3048 ],
            "O": [ 1213 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2382 ],
            "I3": [ 2961 ],
            "O": [ 1229 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2384 ],
            "I3": [ 2958 ],
            "O": [ 1231 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2386 ],
            "I3": [ 2955 ],
            "O": [ 1233 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2392 ],
            "I3": [ 2943 ],
            "O": [ 1235 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2394 ],
            "I3": [ 2940 ],
            "O": [ 1237 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2396 ],
            "I3": [ 2937 ],
            "O": [ 1187 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2398 ],
            "I3": [ 2923 ],
            "O": [ 1189 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2521 ],
            "I3": [ 2920 ],
            "O": [ 1191 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2523 ],
            "I3": [ 2917 ],
            "O": [ 1193 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2525 ],
            "I3": [ 2914 ],
            "O": [ 1195 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2385 ],
            "I3": [ 3023 ],
            "O": [ 1216 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2527 ],
            "I3": [ 2902 ],
            "O": [ 1197 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2528 ],
            "I3": [ 2899 ],
            "O": [ 1199 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2526 ],
            "I3": [ 2886 ],
            "O": [ 1201 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2524 ],
            "I3": [ 2883 ],
            "O": [ 1203 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2522 ],
            "I3": [ 2873 ],
            "O": [ 1146 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2397 ],
            "I3": [ 3065 ],
            "O": [ 1209 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2383 ],
            "I3": [ 3001 ],
            "O": [ 1218 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2380 ],
            "I3": [ 2974 ],
            "O": [ 1220 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 1251 ],
            "I3": [ 1253 ],
            "O": [ 1059 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2469 ],
            "I3": [ 2967 ],
            "O": [ 1185 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2473 ],
            "I3": [ 2977 ],
            "O": [ 1206 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2471 ],
            "I3": [ 2981 ],
            "O": [ 1225 ]
          }
        },
        "cpu_I.execute_CsrPlugin_writeData_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 966 ],
            "I2": [ 2379 ],
            "I3": [ 2964 ],
            "O": [ 1227 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4461 ],
            "I2": [ 4462 ],
            "I3": [ 4463 ],
            "O": [ 4464 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4465 ],
            "I2": [ 4466 ],
            "I3": [ 4467 ],
            "O": [ 4468 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4469 ],
            "I2": [ 4470 ],
            "I3": [ 4471 ],
            "O": [ 4472 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4473 ],
            "I2": [ 4474 ],
            "I3": [ 4475 ],
            "O": [ 4470 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4476 ],
            "I2": [ 4477 ],
            "I3": [ 4478 ],
            "O": [ 4469 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4479 ],
            "I2": [ "0" ],
            "I3": [ 4480 ],
            "O": [ 4475 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4481 ],
            "I2": [ "0" ],
            "I3": [ 4482 ],
            "O": [ 4474 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4054 ],
            "I3": [ 4303 ],
            "O": [ 4479 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4483 ],
            "CO": [ 4471 ],
            "I0": [ 4484 ],
            "I1": [ 4485 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4486 ],
            "I2": [ 4487 ],
            "I3": [ 4488 ],
            "O": [ 4489 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4476 ],
            "I2": [ 4477 ],
            "I3": [ 4478 ],
            "O": [ 4487 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4490 ],
            "I2": [ 4491 ],
            "I3": [ 4492 ],
            "O": [ 4486 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4493 ],
            "I2": [ "0" ],
            "I3": [ 4494 ],
            "O": [ 4478 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4471 ],
            "CO": [ 4488 ],
            "I0": [ 4469 ],
            "I1": [ 4470 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4495 ],
            "I2": [ 4496 ],
            "I3": [ 4497 ],
            "O": [ 4498 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4490 ],
            "I2": [ 4491 ],
            "I3": [ 4492 ],
            "O": [ 4496 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_12_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4499 ],
            "I2": [ 4500 ],
            "I3": [ 4501 ],
            "O": [ 4495 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4488 ],
            "CO": [ 4497 ],
            "I0": [ 4486 ],
            "I1": [ 4487 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4502 ],
            "I2": [ 4503 ],
            "I3": [ 4504 ],
            "O": [ 4505 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4499 ],
            "I2": [ 4500 ],
            "I3": [ 4501 ],
            "O": [ 4503 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4506 ],
            "I2": [ 4507 ],
            "I3": [ 4508 ],
            "O": [ 4502 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4497 ],
            "CO": [ 4504 ],
            "I0": [ 4495 ],
            "I1": [ 4496 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4509 ],
            "I2": [ 4510 ],
            "I3": [ 4511 ],
            "O": [ 4512 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4506 ],
            "I2": [ 4507 ],
            "I3": [ 4508 ],
            "O": [ 4510 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_14_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4513 ],
            "I2": [ 4514 ],
            "I3": [ 4515 ],
            "O": [ 4509 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4504 ],
            "CO": [ 4511 ],
            "I0": [ 4502 ],
            "I1": [ 4503 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4516 ],
            "I2": [ 4517 ],
            "I3": [ 4518 ],
            "O": [ 4519 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4303 ],
            "I2": [ 4520 ],
            "I3": [ "0" ],
            "O": [ 4518 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4521 ],
            "I2": [ 4522 ],
            "I3": [ "0" ],
            "O": [ 4517 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 4523 ],
            "I0": [ 4521 ],
            "I1": [ 4522 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4523 ],
            "CO": [ 4524 ],
            "I0": [ 4525 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4524 ],
            "CO": [ 4482 ],
            "I0": [ 4526 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4526 ],
            "I2": [ "0" ],
            "I3": [ 4524 ],
            "O": [ 4527 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3674 ],
            "I3": [ 4521 ],
            "O": [ 4526 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4525 ],
            "I2": [ "0" ],
            "I3": [ 4523 ],
            "O": [ 4528 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3676 ],
            "I3": [ 4521 ],
            "O": [ 4525 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2913 ],
            "I3": [ 4521 ],
            "O": [ 4522 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 4529 ],
            "I0": [ 4303 ],
            "I1": [ 4520 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4529 ],
            "CO": [ 4530 ],
            "I0": [ 4531 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4530 ],
            "CO": [ 4480 ],
            "I0": [ 4532 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4532 ],
            "I2": [ "0" ],
            "I3": [ 4530 ],
            "O": [ 4533 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4059 ],
            "I3": [ 4303 ],
            "O": [ 4532 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4531 ],
            "I2": [ "0" ],
            "I3": [ 4529 ],
            "O": [ 4534 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4064 ],
            "I3": [ 4303 ],
            "O": [ 4531 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4069 ],
            "I3": [ 4303 ],
            "O": [ 4520 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4513 ],
            "I2": [ 4514 ],
            "I3": [ 4515 ],
            "O": [ 4466 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4511 ],
            "CO": [ 4467 ],
            "I0": [ 4509 ],
            "I1": [ 4510 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4535 ],
            "I2": [ 4536 ],
            "I3": [ 4537 ],
            "O": [ 4538 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4467 ],
            "CO": [ 4537 ],
            "I0": [ 4465 ],
            "I1": [ 4466 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4539 ],
            "I2": [ 4540 ],
            "I3": [ 4541 ],
            "O": [ 4542 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4537 ],
            "CO": [ 4541 ],
            "I0": [ 4535 ],
            "I1": [ 4536 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4543 ],
            "I2": [ 4544 ],
            "I3": [ 4545 ],
            "O": [ 4546 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4541 ],
            "CO": [ 4545 ],
            "I0": [ 4539 ],
            "I1": [ 4540 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4547 ],
            "I2": [ 4548 ],
            "I3": [ 4549 ],
            "O": [ 4550 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4545 ],
            "CO": [ 4549 ],
            "I0": [ 4543 ],
            "I1": [ 4544 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4551 ],
            "I2": [ 4552 ],
            "I3": [ 4553 ],
            "O": [ 4554 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4549 ],
            "CO": [ 4553 ],
            "I0": [ 4547 ],
            "I1": [ 4548 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4555 ],
            "I2": [ 4556 ],
            "I3": [ "0" ],
            "O": [ 4557 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4516 ],
            "I2": [ 4517 ],
            "I3": [ 4518 ],
            "O": [ 4556 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4558 ],
            "I2": [ 4528 ],
            "I3": [ 4534 ],
            "O": [ 4555 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4559 ],
            "I2": [ 4560 ],
            "I3": [ 4561 ],
            "O": [ 4562 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4558 ],
            "I2": [ 4528 ],
            "I3": [ 4534 ],
            "O": [ 4560 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4563 ],
            "I2": [ 4527 ],
            "I3": [ 4533 ],
            "O": [ 4559 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 4561 ],
            "I0": [ 4555 ],
            "I1": [ 4556 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4484 ],
            "I2": [ 4485 ],
            "I3": [ 4483 ],
            "O": [ 4564 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4563 ],
            "I2": [ 4527 ],
            "I3": [ 4533 ],
            "O": [ 4485 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4473 ],
            "I2": [ 4474 ],
            "I3": [ 4475 ],
            "O": [ 4484 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4561 ],
            "CO": [ 4483 ],
            "I0": [ 4559 ],
            "I1": [ 4560 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4565 ],
            "I1": [ 4566 ],
            "I2": [ 4567 ],
            "I3": [ 4568 ],
            "O": [ 4461 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4569 ],
            "I2": [ 4570 ],
            "I3": [ 4571 ],
            "O": [ 4462 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2843 ],
            "I1": [ 4303 ],
            "I2": [ "0" ],
            "I3": [ 4572 ],
            "O": [ 4567 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3661 ],
            "I3": [ 4521 ],
            "O": [ 4566 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4573 ],
            "CO": [ 4572 ],
            "I0": [ 4574 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4575 ],
            "CO": [ 4573 ],
            "I0": [ 4576 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4577 ],
            "CO": [ 4575 ],
            "I0": [ 4578 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4579 ],
            "CO": [ 4577 ],
            "I0": [ 4580 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4581 ],
            "CO": [ 4579 ],
            "I0": [ 4582 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4583 ],
            "CO": [ 4581 ],
            "I0": [ 4584 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4585 ],
            "CO": [ 4583 ],
            "I0": [ 4586 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4587 ],
            "CO": [ 4585 ],
            "I0": [ 4588 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4589 ],
            "CO": [ 4587 ],
            "I0": [ 4590 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4591 ],
            "CO": [ 4589 ],
            "I0": [ 4592 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4494 ],
            "CO": [ 4591 ],
            "I0": [ 4493 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4480 ],
            "CO": [ 4494 ],
            "I0": [ 4479 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2851 ],
            "I3": [ 4303 ],
            "O": [ 4493 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4038 ],
            "I3": [ 4303 ],
            "O": [ 4592 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4033 ],
            "I3": [ 4303 ],
            "O": [ 4590 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4028 ],
            "I3": [ 4303 ],
            "O": [ 4588 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2845 ],
            "I3": [ 4303 ],
            "O": [ 4586 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4019 ],
            "I3": [ 4303 ],
            "O": [ 4584 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4014 ],
            "I3": [ 4303 ],
            "O": [ 4582 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4009 ],
            "I3": [ 4303 ],
            "O": [ 4580 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2849 ],
            "I3": [ 4303 ],
            "O": [ 4578 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2756 ],
            "I3": [ 4303 ],
            "O": [ 4576 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2771 ],
            "I3": [ 4303 ],
            "O": [ 4574 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4593 ],
            "CO": [ 4568 ],
            "I0": [ 4594 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4595 ],
            "CO": [ 4593 ],
            "I0": [ 4596 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4597 ],
            "CO": [ 4595 ],
            "I0": [ 4598 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4599 ],
            "CO": [ 4597 ],
            "I0": [ 4600 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4601 ],
            "CO": [ 4599 ],
            "I0": [ 4602 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4603 ],
            "CO": [ 4601 ],
            "I0": [ 4604 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4605 ],
            "CO": [ 4603 ],
            "I0": [ 4606 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4607 ],
            "CO": [ 4605 ],
            "I0": [ 4608 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4609 ],
            "CO": [ 4607 ],
            "I0": [ 4610 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4611 ],
            "CO": [ 4609 ],
            "I0": [ 4612 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4613 ],
            "CO": [ 4611 ],
            "I0": [ 4614 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4482 ],
            "CO": [ 4613 ],
            "I0": [ 4481 ],
            "I1": [ "0" ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3672 ],
            "I3": [ 4521 ],
            "O": [ 4481 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4614 ],
            "I2": [ "0" ],
            "I3": [ 4613 ],
            "O": [ 4477 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2934 ],
            "I3": [ 4521 ],
            "O": [ 4614 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4612 ],
            "I2": [ "0" ],
            "I3": [ 4611 ],
            "O": [ 4491 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4592 ],
            "I2": [ "0" ],
            "I3": [ 4591 ],
            "O": [ 4492 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3668 ],
            "I3": [ 4521 ],
            "O": [ 4612 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4610 ],
            "I2": [ "0" ],
            "I3": [ 4609 ],
            "O": [ 4500 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4590 ],
            "I2": [ "0" ],
            "I3": [ 4589 ],
            "O": [ 4501 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3666 ],
            "I3": [ 4521 ],
            "O": [ 4610 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4608 ],
            "I2": [ "0" ],
            "I3": [ 4607 ],
            "O": [ 4507 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4588 ],
            "I2": [ "0" ],
            "I3": [ 4587 ],
            "O": [ 4508 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2954 ],
            "I3": [ 4521 ],
            "O": [ 4608 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4606 ],
            "I2": [ "0" ],
            "I3": [ 4605 ],
            "O": [ 4514 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4586 ],
            "I2": [ "0" ],
            "I3": [ 4585 ],
            "O": [ 4515 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3684 ],
            "I3": [ 4521 ],
            "O": [ 4606 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4604 ],
            "I2": [ "0" ],
            "I3": [ 4603 ],
            "O": [ 4615 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4616 ],
            "I2": [ 4615 ],
            "I3": [ 4617 ],
            "O": [ 4536 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4616 ],
            "I2": [ 4615 ],
            "I3": [ 4617 ],
            "O": [ 4465 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4584 ],
            "I2": [ "0" ],
            "I3": [ 4583 ],
            "O": [ 4617 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3016 ],
            "I3": [ 4521 ],
            "O": [ 4604 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4602 ],
            "I2": [ "0" ],
            "I3": [ 4601 ],
            "O": [ 4618 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4619 ],
            "I2": [ 4618 ],
            "I3": [ 4620 ],
            "O": [ 4540 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4619 ],
            "I2": [ 4618 ],
            "I3": [ 4620 ],
            "O": [ 4535 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4582 ],
            "I2": [ "0" ],
            "I3": [ 4581 ],
            "O": [ 4620 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3643 ],
            "I3": [ 4521 ],
            "O": [ 4602 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4600 ],
            "I2": [ "0" ],
            "I3": [ 4599 ],
            "O": [ 4621 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4622 ],
            "I2": [ 4621 ],
            "I3": [ 4623 ],
            "O": [ 4544 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4622 ],
            "I2": [ 4621 ],
            "I3": [ 4623 ],
            "O": [ 4539 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4580 ],
            "I2": [ "0" ],
            "I3": [ 4579 ],
            "O": [ 4623 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3647 ],
            "I3": [ 4521 ],
            "O": [ 4600 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4598 ],
            "I2": [ "0" ],
            "I3": [ 4597 ],
            "O": [ 4624 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4625 ],
            "I2": [ 4624 ],
            "I3": [ 4626 ],
            "O": [ 4548 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4625 ],
            "I2": [ 4624 ],
            "I3": [ 4626 ],
            "O": [ 4543 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4578 ],
            "I2": [ "0" ],
            "I3": [ 4577 ],
            "O": [ 4626 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2996 ],
            "I3": [ 4521 ],
            "O": [ 4598 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4596 ],
            "I2": [ "0" ],
            "I3": [ 4595 ],
            "O": [ 4627 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4628 ],
            "I2": [ 4627 ],
            "I3": [ 4629 ],
            "O": [ 4552 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4628 ],
            "I2": [ 4627 ],
            "I3": [ 4629 ],
            "O": [ 4547 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4576 ],
            "I2": [ "0" ],
            "I3": [ 4575 ],
            "O": [ 4629 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3654 ],
            "I3": [ 4521 ],
            "O": [ 4596 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4594 ],
            "I2": [ "0" ],
            "I3": [ 4593 ],
            "O": [ 4570 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4569 ],
            "I2": [ 4570 ],
            "I3": [ 4571 ],
            "O": [ 4551 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4574 ],
            "I2": [ "0" ],
            "I3": [ 4573 ],
            "O": [ 4571 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3658 ],
            "I3": [ 4521 ],
            "O": [ 4594 ]
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4553 ],
            "CO": [ 4463 ],
            "I0": [ 4551 ],
            "I1": [ 4552 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4521 ],
            "I3": [ 4630 ],
            "O": [ 4631 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4632 ],
            "I2": [ 4633 ],
            "I3": [ 4634 ],
            "O": [ 4635 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4636 ],
            "I2": [ 4637 ],
            "I3": [ 4638 ],
            "O": [ 4639 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2535 ],
            "I3": [ 4521 ],
            "O": [ 4637 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4640 ],
            "CO": [ 4638 ],
            "I0": [ 4641 ],
            "I1": [ 4521 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4642 ],
            "I2": [ 4643 ],
            "I3": [ 4644 ],
            "O": [ 4645 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3646 ],
            "I3": [ 4521 ],
            "O": [ 4643 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4638 ],
            "CO": [ 4644 ],
            "I0": [ 4636 ],
            "I1": [ 4637 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4646 ],
            "I2": [ 4647 ],
            "I3": [ 4648 ],
            "O": [ 4649 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3650 ],
            "I3": [ 4521 ],
            "O": [ 4647 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4644 ],
            "CO": [ 4648 ],
            "I0": [ 4642 ],
            "I1": [ 4643 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4650 ],
            "I2": [ 4651 ],
            "I3": [ 4652 ],
            "O": [ 4653 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3653 ],
            "I3": [ 4521 ],
            "O": [ 4651 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4648 ],
            "CO": [ 4652 ],
            "I0": [ 4646 ],
            "I1": [ 4647 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4654 ],
            "I2": [ 4655 ],
            "I3": [ 4656 ],
            "O": [ 4657 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3022 ],
            "I3": [ 4521 ],
            "O": [ 4655 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4652 ],
            "CO": [ 4656 ],
            "I0": [ 4650 ],
            "I1": [ 4651 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4658 ],
            "I2": [ 4659 ],
            "I3": [ 4660 ],
            "O": [ 4661 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3047 ],
            "I3": [ 4521 ],
            "O": [ 4659 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4634 ],
            "CO": [ 4660 ],
            "I0": [ 4632 ],
            "I1": [ 4633 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4662 ],
            "I2": [ 4663 ],
            "I3": [ 4664 ],
            "O": [ 4665 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3061 ],
            "I3": [ 4521 ],
            "O": [ 4663 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4660 ],
            "CO": [ 4664 ],
            "I0": [ 4658 ],
            "I1": [ 4659 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3036 ],
            "I3": [ 4521 ],
            "O": [ 4633 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4656 ],
            "CO": [ 4634 ],
            "I0": [ 4654 ],
            "I1": [ 4655 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4666 ],
            "I2": [ 4667 ],
            "I3": [ 4668 ],
            "O": [ 4669 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3641 ],
            "I3": [ 4521 ],
            "O": [ 4667 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4664 ],
            "CO": [ 4668 ],
            "I0": [ 4662 ],
            "I1": [ 4663 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4670 ],
            "I2": [ 4671 ],
            "I3": [ 4672 ],
            "O": [ 4673 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3076 ],
            "I3": [ 4521 ],
            "O": [ 4671 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4668 ],
            "CO": [ 4672 ],
            "I0": [ 4666 ],
            "I1": [ 4667 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4674 ],
            "I2": [ 4675 ],
            "I3": [ 4676 ],
            "O": [ 4677 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2870 ],
            "I3": [ 4521 ],
            "O": [ 4675 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4672 ],
            "CO": [ 4676 ],
            "I0": [ 4670 ],
            "I1": [ 4671 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4678 ],
            "I2": [ 4679 ],
            "I3": [ 4680 ],
            "O": [ 4681 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2882 ],
            "I3": [ 4521 ],
            "O": [ 4679 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4676 ],
            "CO": [ 4680 ],
            "I0": [ 4674 ],
            "I1": [ 4675 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4682 ],
            "I2": [ 4683 ],
            "I3": [ 4684 ],
            "O": [ 4685 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3657 ],
            "I3": [ 4521 ],
            "O": [ 4683 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4680 ],
            "CO": [ 4684 ],
            "I0": [ 4678 ],
            "I1": [ 4679 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4686 ],
            "I2": [ 4687 ],
            "I3": [ 4688 ],
            "O": [ 4689 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2898 ],
            "I3": [ 4521 ],
            "O": [ 4687 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4684 ],
            "CO": [ 4688 ],
            "I0": [ 4682 ],
            "I1": [ 4683 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4690 ],
            "I2": [ 4691 ],
            "I3": [ 4692 ],
            "O": [ 4693 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3664 ],
            "I3": [ 4521 ],
            "O": [ 4691 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4688 ],
            "CO": [ 4692 ],
            "I0": [ 4686 ],
            "I1": [ 4687 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4641 ],
            "I2": [ 4521 ],
            "I3": [ 4640 ],
            "O": [ 4694 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3639 ],
            "I3": [ 4521 ],
            "O": [ 4640 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2843 ],
            "I2": [ 964 ],
            "I3": [ 966 ],
            "O": [ 4521 ]
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4692 ],
            "CO": [ 4630 ],
            "I0": [ 4690 ],
            "I1": [ 4691 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4303 ],
            "I2": [ "0" ],
            "I3": [ 4695 ],
            "O": [ 4696 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4697 ],
            "I2": [ 4698 ],
            "I3": [ 4699 ],
            "O": [ 4700 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4701 ],
            "I2": [ 4702 ],
            "I3": [ 4703 ],
            "O": [ 4704 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2759 ],
            "I3": [ 4303 ],
            "O": [ 4702 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4705 ],
            "CO": [ 4703 ],
            "I0": [ 4706 ],
            "I1": [ 4707 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4708 ],
            "I2": [ 4709 ],
            "I3": [ 4710 ],
            "O": [ 4711 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2848 ],
            "I3": [ 4303 ],
            "O": [ 4709 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4703 ],
            "CO": [ 4710 ],
            "I0": [ 4701 ],
            "I1": [ 4702 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4712 ],
            "I2": [ 4713 ],
            "I3": [ 4714 ],
            "O": [ 4715 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4120 ],
            "I3": [ 4303 ],
            "O": [ 4713 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4710 ],
            "CO": [ 4714 ],
            "I0": [ 4708 ],
            "I1": [ 4709 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4716 ],
            "I2": [ 4717 ],
            "I3": [ 4718 ],
            "O": [ 4719 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4115 ],
            "I3": [ 4303 ],
            "O": [ 4717 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4714 ],
            "CO": [ 4718 ],
            "I0": [ 4712 ],
            "I1": [ 4713 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4720 ],
            "I2": [ 4721 ],
            "I3": [ 4722 ],
            "O": [ 4723 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4110 ],
            "I3": [ 4303 ],
            "O": [ 4721 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4718 ],
            "CO": [ 4722 ],
            "I0": [ 4716 ],
            "I1": [ 4717 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4724 ],
            "I2": [ 4725 ],
            "I3": [ 4726 ],
            "O": [ 4727 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2846 ],
            "I3": [ 4303 ],
            "O": [ 4725 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4722 ],
            "CO": [ 4726 ],
            "I0": [ 4720 ],
            "I1": [ 4721 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4728 ],
            "I2": [ 4729 ],
            "I3": [ 4730 ],
            "O": [ 4731 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4099 ],
            "I3": [ 4303 ],
            "O": [ 4729 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4726 ],
            "CO": [ 4730 ],
            "I0": [ 4724 ],
            "I1": [ 4725 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4047 ],
            "I3": [ 4303 ],
            "O": [ 4698 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4730 ],
            "CO": [ 4699 ],
            "I0": [ 4728 ],
            "I1": [ 4729 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4732 ],
            "I2": [ 4733 ],
            "I3": [ 4734 ],
            "O": [ 4735 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4098 ],
            "I3": [ 4303 ],
            "O": [ 4733 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4699 ],
            "CO": [ 4734 ],
            "I0": [ 4697 ],
            "I1": [ 4698 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4736 ],
            "I2": [ 4737 ],
            "I3": [ 4738 ],
            "O": [ 4739 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2852 ],
            "I3": [ 4303 ],
            "O": [ 4737 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4734 ],
            "CO": [ 4738 ],
            "I0": [ 4732 ],
            "I1": [ 4733 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4740 ],
            "I2": [ 4741 ],
            "I3": [ 4742 ],
            "O": [ 4743 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4089 ],
            "I3": [ 4303 ],
            "O": [ 4741 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4738 ],
            "CO": [ 4742 ],
            "I0": [ 4736 ],
            "I1": [ 4737 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4744 ],
            "I2": [ 4745 ],
            "I3": [ 4746 ],
            "O": [ 4747 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4084 ],
            "I3": [ 4303 ],
            "O": [ 4745 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4742 ],
            "CO": [ 4746 ],
            "I0": [ 4740 ],
            "I1": [ 4741 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4748 ],
            "I2": [ 4749 ],
            "I3": [ 4750 ],
            "O": [ 4751 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4079 ],
            "I3": [ 4303 ],
            "O": [ 4749 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4746 ],
            "CO": [ 4750 ],
            "I0": [ 4744 ],
            "I1": [ 4745 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4752 ],
            "I2": [ 4753 ],
            "I3": [ 4754 ],
            "O": [ 4755 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4074 ],
            "I3": [ 4303 ],
            "O": [ 4753 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4750 ],
            "CO": [ 4754 ],
            "I0": [ 4748 ],
            "I1": [ 4749 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4756 ],
            "I2": [ 4757 ],
            "I3": [ 4303 ],
            "O": [ 4758 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2842 ],
            "I3": [ 4303 ],
            "O": [ 4757 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4706 ],
            "I2": [ 4707 ],
            "I3": [ 4705 ],
            "O": [ 4759 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2770 ],
            "I3": [ 4303 ],
            "O": [ 4707 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4303 ],
            "CO": [ 4705 ],
            "I0": [ 4756 ],
            "I1": [ 4757 ]
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4754 ],
            "CO": [ 4695 ],
            "I0": [ 4752 ],
            "I1": [ 4753 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2395 ],
            "I2": [ 4760 ],
            "I3": [ 4761 ],
            "O": [ 3696 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2397 ],
            "I2": [ 4762 ],
            "I3": [ 4763 ],
            "O": [ 3071 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2521 ],
            "I2": [ 4764 ],
            "I3": [ 4765 ],
            "O": [ 3690 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 952 ],
            "I1": [ 4054 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2521 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4766 ],
            "O": [ 4764 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2521 ],
            "I3": [ 4766 ],
            "O": [ 4298 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2521 ],
            "I3": [ 4766 ],
            "O": [ 4767 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4767 ],
            "I3": [ 3690 ],
            "O": [ 2921 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1158 ],
            "I2": [ 1034 ],
            "I3": [ 4768 ],
            "O": [ 2920 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1072 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4769 ],
            "O": [ 4768 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1191 ],
            "E": [ 1040 ],
            "Q": [ 4769 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4252 ],
            "I2": [ 2868 ],
            "I3": [ 4770 ],
            "O": [ 4766 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3672 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4770 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4771 ],
            "CO": [ 4765 ],
            "I0": [ 2523 ],
            "I1": [ 4772 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2398 ],
            "I2": [ 4773 ],
            "I3": [ 4774 ],
            "O": [ 2929 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2930 ],
            "O": [ 4773 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4765 ],
            "CO": [ 4774 ],
            "I0": [ 2521 ],
            "I1": [ 4764 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2396 ],
            "I2": [ 4775 ],
            "I3": [ 4776 ],
            "O": [ 3703 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4777 ],
            "O": [ 4775 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2396 ],
            "I3": [ 4777 ],
            "O": [ 4778 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2396 ],
            "I3": [ 4777 ],
            "O": [ 4779 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4779 ],
            "I3": [ 3703 ],
            "O": [ 2938 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1156 ],
            "I2": [ 1034 ],
            "I3": [ 4780 ],
            "O": [ 2937 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1068 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4781 ],
            "O": [ 4780 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1187 ],
            "E": [ 1040 ],
            "Q": [ 4781 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4251 ],
            "I2": [ 2868 ],
            "I3": [ 4782 ],
            "O": [ 4777 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3668 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4782 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4774 ],
            "CO": [ 4776 ],
            "I0": [ 2398 ],
            "I1": [ 4773 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2394 ],
            "I2": [ 4783 ],
            "I3": [ 4784 ],
            "O": [ 3702 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4785 ],
            "O": [ 4783 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2394 ],
            "I3": [ 4785 ],
            "O": [ 3012 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2394 ],
            "I3": [ 4785 ],
            "O": [ 4786 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4786 ],
            "I3": [ 3702 ],
            "O": [ 2941 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1182 ],
            "I2": [ 1034 ],
            "I3": [ 4787 ],
            "O": [ 2940 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1125 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4788 ],
            "O": [ 4787 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1237 ],
            "E": [ 1040 ],
            "Q": [ 4788 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4266 ],
            "I2": [ 2868 ],
            "I3": [ 4789 ],
            "O": [ 4785 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3666 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4789 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4776 ],
            "CO": [ 4784 ],
            "I0": [ 2396 ],
            "I1": [ 4775 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2392 ],
            "I2": [ 4790 ],
            "I3": [ 4791 ],
            "O": [ 2949 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2950 ],
            "O": [ 4790 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_14_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4791 ],
            "CO": [ 4792 ],
            "I0": [ 2392 ],
            "I1": [ 4790 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4784 ],
            "CO": [ 4791 ],
            "I0": [ 2394 ],
            "I1": [ 4783 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2384 ],
            "I2": [ 4793 ],
            "I3": [ 4794 ],
            "O": [ 3700 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4795 ],
            "O": [ 4793 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2384 ],
            "I3": [ 4795 ],
            "O": [ 4796 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2384 ],
            "I3": [ 4795 ],
            "O": [ 4797 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4797 ],
            "I3": [ 3700 ],
            "O": [ 2959 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1179 ],
            "I2": [ 1034 ],
            "I3": [ 4798 ],
            "O": [ 2958 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1119 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4799 ],
            "O": [ 4798 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1231 ],
            "E": [ 1040 ],
            "Q": [ 4799 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4264 ],
            "I2": [ 2868 ],
            "I3": [ 3017 ],
            "O": [ 4795 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4794 ],
            "CO": [ 4800 ],
            "I0": [ 2384 ],
            "I1": [ 4793 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4792 ],
            "CO": [ 4794 ],
            "I0": [ 2386 ],
            "I1": [ 4801 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2470 ],
            "I2": [ 4802 ],
            "I3": [ 4803 ],
            "O": [ 3078 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_16_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4804 ],
            "CO": [ 4803 ],
            "I0": [ 2991 ],
            "I1": [ 2467 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2535 ],
            "I1": [ 2991 ],
            "I2": [ 2536 ],
            "I3": [ 2537 ],
            "O": [ 4802 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 976 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2537 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2536 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2474 ],
            "I2": [ 4805 ],
            "I3": [ 4806 ],
            "O": [ 2761 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4803 ],
            "CO": [ 4806 ],
            "I0": [ 2470 ],
            "I1": [ 4802 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2991 ],
            "I1": [ 2581 ],
            "I2": [ 2582 ],
            "I3": [ 2583 ],
            "O": [ 4805 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1006 ],
            "I1": [ 974 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2583 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3646 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2581 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4261 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2582 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2472 ],
            "I2": [ 4807 ],
            "I3": [ 4808 ],
            "O": [ 2973 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4806 ],
            "CO": [ 4808 ],
            "I0": [ 2474 ],
            "I1": [ 4805 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2991 ],
            "I1": [ 2578 ],
            "I2": [ 2579 ],
            "I3": [ 2580 ],
            "O": [ 4807 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1004 ],
            "I1": [ 972 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2580 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3650 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2578 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4260 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2579 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2380 ],
            "I2": [ 3021 ],
            "I3": [ 3019 ],
            "O": [ 3000 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4808 ],
            "CO": [ 3019 ],
            "I0": [ 2472 ],
            "I1": [ 4807 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2991 ],
            "I1": [ 2564 ],
            "I2": [ 2565 ],
            "I3": [ 2566 ],
            "O": [ 3021 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 970 ],
            "I1": [ 3653 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2566 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1002 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2564 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4259 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 2565 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 4038 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2396 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4098 ],
            "I3": [ 2847 ],
            "O": [ 2397 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 3072 ],
            "O": [ 4762 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4761 ],
            "CO": [ 4763 ],
            "I0": [ 2395 ],
            "I1": [ 4760 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2399 ],
            "I2": [ 4809 ],
            "I3": [ 4810 ],
            "O": [ 2865 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2383 ],
            "I2": [ 3018 ],
            "I3": [ 3020 ],
            "O": [ 3007 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2385 ],
            "I2": [ 3031 ],
            "I3": [ 3033 ],
            "O": [ 3029 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4019 ],
            "I1": [ 1000 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2384 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4110 ],
            "I3": [ 2847 ],
            "O": [ 2385 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2387 ],
            "I2": [ 3043 ],
            "I3": [ 3044 ],
            "O": [ 3040 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2393 ],
            "I2": [ 3057 ],
            "I3": [ 3058 ],
            "O": [ 3054 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1004 ],
            "I1": [ 4028 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2392 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4099 ],
            "I3": [ 2847 ],
            "O": [ 2393 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 2469 ],
            "I3": [ 4811 ],
            "O": [ 3689 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1242 ],
            "I2": [ 2469 ],
            "I3": [ 4811 ],
            "O": [ 4812 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4813 ],
            "I3": [ 4812 ],
            "O": [ 2968 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1155 ],
            "I2": [ 1034 ],
            "I3": [ 4814 ],
            "O": [ 2967 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1066 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4815 ],
            "O": [ 4814 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1185 ],
            "E": [ 1040 ],
            "Q": [ 4815 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2469 ],
            "I3": [ 4816 ],
            "O": [ 4813 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001001001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2469 ],
            "I1": [ 2395 ],
            "I2": [ 4816 ],
            "I3": [ 4817 ],
            "O": [ 4818 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4817 ],
            "O": [ 4760 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2395 ],
            "I3": [ 4817 ],
            "O": [ 4819 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4819 ],
            "I3": [ 3696 ],
            "O": [ 3063 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1168 ],
            "I2": [ 1034 ],
            "I3": [ 4820 ],
            "O": [ 3062 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1094 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4821 ],
            "O": [ 4820 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1211 ],
            "E": [ 1040 ],
            "Q": [ 4821 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3058 ],
            "CO": [ 4761 ],
            "I0": [ 2393 ],
            "I1": [ 3057 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4258 ],
            "I2": [ 2868 ],
            "I3": [ 4822 ],
            "O": [ 4817 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 968 ],
            "I1": [ 3641 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4822 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4250 ],
            "I2": [ 2868 ],
            "I3": [ 4823 ],
            "O": [ 4816 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3658 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4823 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2469 ],
            "I2": [ 4824 ],
            "I3": [ 4825 ],
            "O": [ 4811 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4816 ],
            "O": [ 4824 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4825 ],
            "CO": [ 4826 ],
            "I0": [ 2469 ],
            "I1": [ 4824 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2991 ],
            "I1": [ 1251 ],
            "I2": [ 1252 ],
            "I3": [ 4826 ],
            "O": [ 1255 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1251 ],
            "I3": [ 1252 ],
            "O": [ 4281 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4827 ],
            "CO": [ 4825 ],
            "I0": [ 2473 ],
            "I1": [ 4828 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2990 ],
            "CO": [ 4827 ],
            "I0": [ 2471 ],
            "I1": [ 2989 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2473 ],
            "I2": [ 4828 ],
            "I3": [ 4827 ],
            "O": [ 4829 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1242 ],
            "I2": [ 2473 ],
            "I3": [ 4829 ],
            "O": [ 2979 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1246 ],
            "I2": [ 1247 ],
            "I3": [ 4830 ],
            "O": [ 2978 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1166 ],
            "I2": [ 1034 ],
            "I3": [ 4831 ],
            "O": [ 2977 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1088 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4832 ],
            "O": [ 4831 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1206 ],
            "E": [ 1040 ],
            "Q": [ 4832 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 3073 ],
            "O": [ 4828 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2473 ],
            "I3": [ 3073 ],
            "O": [ 4830 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4257 ],
            "I2": [ 2868 ],
            "I3": [ 4833 ],
            "O": [ 3073 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3654 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4833 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 2379 ],
            "I3": [ 4834 ],
            "O": [ 3695 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1242 ],
            "I2": [ 2379 ],
            "I3": [ 4834 ],
            "O": [ 4835 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4836 ],
            "I3": [ 4835 ],
            "O": [ 2965 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1177 ],
            "I2": [ 1034 ],
            "I3": [ 4837 ],
            "O": [ 2964 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1115 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4838 ],
            "O": [ 4837 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1227 ],
            "E": [ 1040 ],
            "Q": [ 4838 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2379 ],
            "I3": [ 4839 ],
            "O": [ 4836 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2379 ],
            "I3": [ 4839 ],
            "O": [ 4840 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4262 ],
            "I2": [ 2868 ],
            "I3": [ 4841 ],
            "O": [ 4839 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3647 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4841 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2379 ],
            "I2": [ 4842 ],
            "I3": [ 4843 ],
            "O": [ 4834 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4839 ],
            "O": [ 4842 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4843 ],
            "CO": [ 2990 ],
            "I0": [ 2379 ],
            "I1": [ 4842 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4800 ],
            "CO": [ 4843 ],
            "I0": [ 2382 ],
            "I1": [ 4844 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 2382 ],
            "I3": [ 4845 ],
            "O": [ 3699 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 998 ],
            "I1": [ 4014 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2382 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4115 ],
            "I3": [ 2847 ],
            "O": [ 2383 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1242 ],
            "I2": [ 2382 ],
            "I3": [ 4845 ],
            "O": [ 4846 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4847 ],
            "I3": [ 4846 ],
            "O": [ 2962 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1178 ],
            "I2": [ 1034 ],
            "I3": [ 4848 ],
            "O": [ 2961 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1117 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4849 ],
            "O": [ 4848 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1229 ],
            "E": [ 1040 ],
            "Q": [ 4849 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2382 ],
            "I3": [ 4850 ],
            "O": [ 4847 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2382 ],
            "I3": [ 4850 ],
            "O": [ 4299 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4263 ],
            "I2": [ 2868 ],
            "I3": [ 4851 ],
            "O": [ 4850 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3643 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4851 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2382 ],
            "I2": [ 4844 ],
            "I3": [ 4800 ],
            "O": [ 4845 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4850 ],
            "O": [ 4844 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 2386 ],
            "I3": [ 4852 ],
            "O": [ 3701 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1242 ],
            "I2": [ 2386 ],
            "I3": [ 4852 ],
            "O": [ 4853 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4854 ],
            "I3": [ 4853 ],
            "O": [ 2956 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1180 ],
            "I2": [ 1034 ],
            "I3": [ 4855 ],
            "O": [ 2955 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1121 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4856 ],
            "O": [ 4855 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1233 ],
            "E": [ 1040 ],
            "Q": [ 4856 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2386 ],
            "I3": [ 4857 ],
            "O": [ 4854 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2386 ],
            "I2": [ 4801 ],
            "I3": [ 4792 ],
            "O": [ 4852 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4857 ],
            "O": [ 4801 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2386 ],
            "I1": [ 4857 ],
            "I2": [ 4840 ],
            "I3": [ 3042 ],
            "O": [ 4300 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4265 ],
            "I2": [ 2868 ],
            "I3": [ 4858 ],
            "O": [ 4857 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3684 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4858 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 2467 ],
            "I3": [ 2781 ],
            "O": [ 2775 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2991 ],
            "I2": [ 2467 ],
            "I3": [ 4804 ],
            "O": [ 2781 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000001100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2467 ],
            "I3": [ 2372 ],
            "O": [ 2782 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3639 ],
            "I1": [ 2991 ],
            "I2": [ 2536 ],
            "I3": [ 4859 ],
            "O": [ 4804 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3639 ],
            "I2": [ 2536 ],
            "I3": [ 4859 ],
            "O": [ 2372 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2382 ],
            "I3": [ 2383 ],
            "O": [ 2532 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2379 ],
            "I3": [ 2380 ],
            "O": [ 2466 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 978 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4859 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2866 ],
            "O": [ 4809 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4763 ],
            "CO": [ 4810 ],
            "I0": [ 2397 ],
            "I1": [ 4762 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2522 ],
            "I2": [ 4860 ],
            "I3": [ 4861 ],
            "O": [ 2877 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2878 ],
            "O": [ 4860 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4810 ],
            "CO": [ 4861 ],
            "I0": [ 2399 ],
            "I1": [ 4809 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2524 ],
            "I2": [ 4862 ],
            "I3": [ 4863 ],
            "O": [ 3694 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4864 ],
            "O": [ 4862 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2524 ],
            "I3": [ 4864 ],
            "O": [ 4865 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2524 ],
            "I3": [ 4864 ],
            "O": [ 4866 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4866 ],
            "I3": [ 3694 ],
            "O": [ 2884 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1164 ],
            "I2": [ 1034 ],
            "I3": [ 4867 ],
            "O": [ 2883 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1084 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4868 ],
            "O": [ 4867 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1203 ],
            "E": [ 1040 ],
            "Q": [ 4868 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4256 ],
            "I2": [ 2868 ],
            "I3": [ 4869 ],
            "O": [ 4864 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3657 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4869 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4861 ],
            "CO": [ 4863 ],
            "I0": [ 2522 ],
            "I1": [ 4860 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2526 ],
            "I2": [ 4870 ],
            "I3": [ 4871 ],
            "O": [ 2892 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2893 ],
            "O": [ 4870 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4863 ],
            "CO": [ 4871 ],
            "I0": [ 2524 ],
            "I1": [ 4862 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2528 ],
            "I2": [ 4872 ],
            "I3": [ 4873 ],
            "O": [ 3693 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4874 ],
            "O": [ 4872 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2528 ],
            "I3": [ 4874 ],
            "O": [ 4875 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2528 ],
            "I3": [ 4874 ],
            "O": [ 4876 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4876 ],
            "I3": [ 3693 ],
            "O": [ 2900 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1162 ],
            "I2": [ 1034 ],
            "I3": [ 4877 ],
            "O": [ 2899 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1080 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4878 ],
            "O": [ 4877 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1199 ],
            "E": [ 1040 ],
            "Q": [ 4878 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4255 ],
            "I2": [ 2868 ],
            "I3": [ 4879 ],
            "O": [ 4874 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3664 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4879 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4871 ],
            "CO": [ 4873 ],
            "I0": [ 2526 ],
            "I1": [ 4870 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2527 ],
            "I2": [ 4880 ],
            "I3": [ 4881 ],
            "O": [ 2908 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4074 ],
            "I1": [ 960 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2528 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4069 ],
            "I1": [ 958 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2527 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2909 ],
            "O": [ 4880 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4873 ],
            "CO": [ 4881 ],
            "I0": [ 2528 ],
            "I1": [ 4872 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2525 ],
            "I2": [ 4882 ],
            "I3": [ 4883 ],
            "O": [ 3692 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 962 ],
            "I1": [ 4079 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2526 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4064 ],
            "I1": [ 956 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2525 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 4884 ],
            "O": [ 4882 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2525 ],
            "I1": [ 4884 ],
            "I2": [ 4865 ],
            "I3": [ 2895 ],
            "O": [ 4296 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2879 ],
            "I1": [ 4875 ],
            "I2": [ 4796 ],
            "I3": [ 4778 ],
            "O": [ 4297 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2474 ],
            "I1": [ 2362 ],
            "I2": [ 2931 ],
            "I3": [ 4818 ],
            "O": [ 4294 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2470 ],
            "I1": [ 2367 ],
            "I2": [ 4281 ],
            "I3": [ 3056 ],
            "O": [ 4295 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2525 ],
            "I3": [ 4884 ],
            "O": [ 4885 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4885 ],
            "I3": [ 3692 ],
            "O": [ 2915 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1160 ],
            "I2": [ 1034 ],
            "I3": [ 4886 ],
            "O": [ 2914 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1076 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4887 ],
            "O": [ 4886 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1195 ],
            "E": [ 1040 ],
            "Q": [ 4887 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4254 ],
            "I2": [ 2868 ],
            "I3": [ 4888 ],
            "O": [ 4884 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3676 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4888 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4881 ],
            "CO": [ 4883 ],
            "I0": [ 2527 ],
            "I1": [ 4880 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2523 ],
            "I2": [ 4772 ],
            "I3": [ 4771 ],
            "O": [ 3691 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 4084 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2524 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4059 ],
            "I1": [ 954 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2523 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2894 ],
            "O": [ 4772 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111110010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 1250 ],
            "I2": [ 2523 ],
            "I3": [ 2894 ],
            "O": [ 4889 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 4889 ],
            "I3": [ 3691 ],
            "O": [ 2918 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1159 ],
            "I2": [ 1034 ],
            "I3": [ 4890 ],
            "O": [ 2917 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1074 ],
            "I1": [ 1037 ],
            "I2": [ 1043 ],
            "I3": [ 4891 ],
            "O": [ 4890 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1193 ],
            "E": [ 1040 ],
            "Q": [ 4891 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4253 ],
            "I2": [ 2868 ],
            "I3": [ 4892 ],
            "O": [ 2894 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 3674 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ],
            "O": [ 4892 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4883 ],
            "CO": [ 4771 ],
            "I0": [ 2525 ],
            "I1": [ 4882 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1006 ],
            "I1": [ 4033 ],
            "I2": [ 2757 ],
            "I3": [ 2758 ],
            "O": [ 2394 ]
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4047 ],
            "I3": [ 2847 ],
            "O": [ 2395 ]
          }
        },
        "cpu_I.execute_arbitration_isStuckByOthers_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4134 ],
            "I3": [ 4135 ],
            "O": [ 1018 ]
          }
        },
        "cpu_I.execute_arbitration_isStuck_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2326 ],
            "I1": [ 3090 ],
            "I2": [ 2858 ],
            "I3": [ 3982 ],
            "O": [ 1020 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4308 ],
            "E": [ 3995 ],
            "Q": [ 1931 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4366 ],
            "E": [ 3995 ],
            "Q": [ 1916 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4331 ],
            "E": [ 3995 ],
            "Q": [ 1852 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4328 ],
            "E": [ 3995 ],
            "Q": [ 1984 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4324 ],
            "E": [ 3995 ],
            "Q": [ 1977 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4316 ],
            "E": [ 3995 ],
            "Q": [ 1970 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4429 ],
            "E": [ 3995 ],
            "Q": [ 1963 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4427 ],
            "E": [ 3995 ],
            "Q": [ 1956 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4422 ],
            "E": [ 3995 ],
            "Q": [ 1949 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4417 ],
            "E": [ 3995 ],
            "Q": [ 1942 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4412 ],
            "E": [ 3995 ],
            "Q": [ 1935 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4407 ],
            "E": [ 3995 ],
            "Q": [ 1920 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4364 ],
            "E": [ 3995 ],
            "Q": [ 1909 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4401 ],
            "E": [ 3995 ],
            "Q": [ 1817 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4358 ],
            "E": [ 3995 ],
            "Q": [ 1430 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4312 ],
            "E": [ 3995 ],
            "Q": [ 1373 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4397 ],
            "E": [ 3995 ],
            "Q": [ 1390 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4396 ],
            "E": [ 3995 ],
            "Q": [ 1401 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4392 ],
            "E": [ 3995 ],
            "Q": [ 1411 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4388 ],
            "E": [ 3995 ],
            "Q": [ 1420 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4384 ],
            "E": [ 3995 ],
            "Q": [ 1444 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4380 ],
            "E": [ 3995 ],
            "Q": [ 1454 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4370 ],
            "E": [ 3995 ],
            "Q": [ 1459 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4361 ],
            "E": [ 3995 ],
            "Q": [ 1902 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4349 ],
            "E": [ 3995 ],
            "Q": [ 1895 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4346 ],
            "E": [ 3995 ],
            "Q": [ 1888 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4343 ],
            "E": [ 3995 ],
            "Q": [ 1881 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4340 ],
            "E": [ 3995 ],
            "Q": [ 1874 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4337 ],
            "E": [ 3995 ],
            "Q": [ 1867 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4334 ],
            "E": [ 3995 ],
            "Q": [ 1860 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_DO_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4284 ],
            "E": [ 3995 ],
            "Q": [ 4893 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_DO_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4893 ],
            "I3": [ 3090 ],
            "O": [ 1391 ]
          }
        },
        "cpu_I.execute_to_memory_BRANCH_DO_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4449 ],
            "I3": [ 1052 ],
            "O": [ 1023 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3974 ],
            "E": [ 3995 ],
            "Q": [ 4894 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4894 ],
            "I1": [ 4895 ],
            "I2": [ 3090 ],
            "I3": [ 3282 ],
            "O": [ 3715 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4894 ],
            "I1": [ 4895 ],
            "I2": [ 3090 ],
            "I3": [ 3970 ],
            "O": [ 3848 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4275 ],
            "I1": [ 4276 ],
            "I2": [ 4269 ],
            "I3": [ 4274 ],
            "O": [ 3971 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 4896 ],
            "I2": [ 4897 ],
            "I3": [ 4898 ],
            "O": [ 3970 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1551 ],
            "I1": [ 1530 ],
            "I2": [ 4899 ],
            "I3": [ 4900 ],
            "O": [ 4897 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1549 ],
            "I1": [ 1550 ],
            "I2": [ 4901 ],
            "I3": [ 4902 ],
            "O": [ 4898 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2112 ],
            "I2": [ 2318 ],
            "I3": [ 2296 ],
            "O": [ 3972 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2324 ],
            "I3": [ 2294 ],
            "O": [ 3973 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4894 ],
            "I2": [ 4895 ],
            "I3": [ 3090 ],
            "O": [ 3281 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1535 ],
            "I1": [ 978 ],
            "I2": [ 4903 ],
            "I3": [ 4272 ],
            "O": [ 3283 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1534 ],
            "I1": [ 4896 ],
            "I2": [ 4904 ],
            "I3": [ 4905 ],
            "O": [ 3282 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 1533 ],
            "I2": [ 4901 ],
            "I3": [ 4899 ],
            "O": [ 4904 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1535 ],
            "I2": [ 4902 ],
            "I3": [ 4900 ],
            "O": [ 4905 ]
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 1532 ],
            "I2": [ 970 ],
            "I3": [ 972 ],
            "O": [ 4903 ]
          }
        },
        "cpu_I.execute_to_memory_ENV_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1239 ],
            "E": [ 3995 ],
            "Q": [ 4906 ]
          }
        },
        "cpu_I.execute_to_memory_ENV_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 1240 ],
            "E": [ 3995 ],
            "Q": [ 4907 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 968 ],
            "E": [ 3995 ],
            "Q": [ 4450 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 990 ],
            "E": [ 3995 ],
            "Q": [ 4451 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 962 ],
            "E": [ 3995 ],
            "Q": [ 3423 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 964 ],
            "E": [ 3995 ],
            "Q": [ 2602 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 966 ],
            "E": [ 3995 ],
            "Q": [ 3424 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 970 ],
            "E": [ 3995 ],
            "Q": [ 4901 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 972 ],
            "E": [ 3995 ],
            "Q": [ 4902 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 974 ],
            "E": [ 3995 ],
            "Q": [ 4899 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 976 ],
            "E": [ 3995 ],
            "Q": [ 4896 ]
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 978 ],
            "E": [ 3995 ],
            "Q": [ 4900 ]
          }
        },
        "cpu_I.execute_to_memory_IS_DIV_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3984 ],
            "E": [ 3995 ],
            "Q": [ 4908 ]
          }
        },
        "cpu_I.execute_to_memory_IS_DIV_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4908 ],
            "I3": [ 3090 ],
            "O": [ 3080 ]
          }
        },
        "cpu_I.execute_to_memory_IS_MUL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4136 ],
            "E": [ 3995 ],
            "Q": [ 4909 ]
          }
        },
        "cpu_I.execute_to_memory_MEMORY_ADDRESS_LOW_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3078 ],
            "E": [ 3995 ],
            "Q": [ 4910 ]
          }
        },
        "cpu_I.execute_to_memory_MEMORY_ADDRESS_LOW_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2775 ],
            "E": [ 3995 ],
            "Q": [ 4911 ]
          }
        },
        "cpu_I.execute_to_memory_MEMORY_ENABLE_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3980 ],
            "E": [ 3995 ],
            "Q": [ 4912 ]
          }
        },
        "cpu_I.execute_to_memory_MEMORY_STORE_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 982 ],
            "E": [ 3995 ],
            "Q": [ 4913 ]
          }
        },
        "cpu_I.execute_to_memory_MEMORY_STORE_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4913 ],
            "I1": [ 4912 ],
            "I2": [ 3090 ],
            "I3": [ 4914 ],
            "O": [ 4135 ]
          }
        },
        "cpu_I.execute_to_memory_MEMORY_STORE_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 914 ],
            "I2": [ 740 ],
            "I3": [ 937 ],
            "O": [ 4914 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4464 ],
            "E": [ 3995 ],
            "Q": [ 4915 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4554 ],
            "E": [ 3995 ],
            "Q": [ 4916 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4489 ],
            "E": [ 3995 ],
            "Q": [ 4917 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4472 ],
            "E": [ 3995 ],
            "Q": [ 4918 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4564 ],
            "E": [ 3995 ],
            "Q": [ 4919 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4562 ],
            "E": [ 3995 ],
            "Q": [ 4920 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4557 ],
            "E": [ 3995 ],
            "Q": [ 4921 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4519 ],
            "E": [ 3995 ],
            "Q": [ 4922 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4550 ],
            "E": [ 3995 ],
            "Q": [ 4923 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4546 ],
            "E": [ 3995 ],
            "Q": [ 4924 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4542 ],
            "E": [ 3995 ],
            "Q": [ 4925 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4538 ],
            "E": [ 3995 ],
            "Q": [ 4926 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4468 ],
            "E": [ 3995 ],
            "Q": [ 4927 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4512 ],
            "E": [ 3995 ],
            "Q": [ 4928 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4505 ],
            "E": [ 3995 ],
            "Q": [ 4929 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4498 ],
            "E": [ 3995 ],
            "Q": [ 4930 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_MAC16_O": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "1",
            "A_SIGNED": "00000000000000000000000000000000",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "01",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "1",
            "B_SIGNED": "00000000000000000000000000000000",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "11",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2499.28-2499.95|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:205.7-209.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 3777, 3774, 3771, 3766, 3756, 3748, 3743, 3738, 3735, 3732, 3729, 3726, 3723, 3720, 3837, 3832 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 4931 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ 1020 ],
            "B": [ 3911, 3906, 3901, 3898, 3892, 3884, 3881, 3878, 3873, 3868, 3866, 3861, 3856, 3851, 3959, 3956 ],
            "BHOLD": [ 1020 ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ 42 ],
            "CO": [ 4932 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4516, 4558, 4563, 4473, 4476, 4490, 4499, 4506, 4513, 4616, 4619, 4622, 4625, 4628, 4569, 4565 ],
            "OHOLDBOT": [ 1018 ],
            "OHOLDTOP": [ 1018 ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 4949 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4631 ],
            "E": [ 3995 ],
            "Q": [ 4950 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4631 ],
            "E": [ 3995 ],
            "Q": [ 4951 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4661 ],
            "E": [ 3995 ],
            "Q": [ 4952 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4635 ],
            "E": [ 3995 ],
            "Q": [ 4953 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4657 ],
            "E": [ 3995 ],
            "Q": [ 4954 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4653 ],
            "E": [ 3995 ],
            "Q": [ 4955 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4649 ],
            "E": [ 3995 ],
            "Q": [ 4956 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4645 ],
            "E": [ 3995 ],
            "Q": [ 4957 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4639 ],
            "E": [ 3995 ],
            "Q": [ 4958 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4694 ],
            "E": [ 3995 ],
            "Q": [ 4959 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4693 ],
            "E": [ 3995 ],
            "Q": [ 4960 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4689 ],
            "E": [ 3995 ],
            "Q": [ 4961 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4685 ],
            "E": [ 3995 ],
            "Q": [ 4962 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4681 ],
            "E": [ 3995 ],
            "Q": [ 4963 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4677 ],
            "E": [ 3995 ],
            "Q": [ 4964 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4673 ],
            "E": [ 3995 ],
            "Q": [ 4965 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4669 ],
            "E": [ 3995 ],
            "Q": [ 4966 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4665 ],
            "E": [ 3995 ],
            "Q": [ 4967 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_MAC16_O": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "1",
            "A_SIGNED": "00000000000000000000000000000000",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "01",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "1",
            "B_SIGNED": "00000000000000000000000000000000",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "11",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2477.28-2477.95|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:205.7-209.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 3777, 3774, 3771, 3766, 3756, 3748, 3743, 3738, 3735, 3732, 3729, 3726, 3723, 3720, 3837, 3832 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 4968 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ 1020 ],
            "B": [ 3843, 3895, 3847, 3953, 3950, 3947, 3944, 3933, 3890, 3845, 3938, 3935, 3925, 3922, 3919, 3914 ],
            "BHOLD": [ 1020 ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ 42 ],
            "CO": [ 4969 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4641, 4636, 4642, 4646, 4650, 4654, 4632, 4658, 4662, 4666, 4670, 4674, 4678, 4682, 4686, 4690 ],
            "OHOLDBOT": [ 1018 ],
            "OHOLDTOP": [ 1018 ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 4986 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4696 ],
            "E": [ 3995 ],
            "Q": [ 4987 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4755 ],
            "E": [ 3995 ],
            "Q": [ 4988 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4723 ],
            "E": [ 3995 ],
            "Q": [ 4989 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4719 ],
            "E": [ 3995 ],
            "Q": [ 4990 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4715 ],
            "E": [ 3995 ],
            "Q": [ 4991 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4711 ],
            "E": [ 3995 ],
            "Q": [ 4992 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4704 ],
            "E": [ 3995 ],
            "Q": [ 4993 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4759 ],
            "E": [ 3995 ],
            "Q": [ 4994 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4758 ],
            "E": [ 3995 ],
            "Q": [ 4995 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4751 ],
            "E": [ 3995 ],
            "Q": [ 4996 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4747 ],
            "E": [ 3995 ],
            "Q": [ 4997 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4743 ],
            "E": [ 3995 ],
            "Q": [ 4998 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4739 ],
            "E": [ 3995 ],
            "Q": [ 4999 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4735 ],
            "E": [ 3995 ],
            "Q": [ 5000 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4700 ],
            "E": [ 3995 ],
            "Q": [ 5001 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4731 ],
            "E": [ 3995 ],
            "Q": [ 5002 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4727 ],
            "E": [ 3995 ],
            "Q": [ 5003 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_MAC16_O": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "1",
            "A_SIGNED": "00000000000000000000000000000000",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "01",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "1",
            "B_SIGNED": "00000000000000000000000000000000",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "11",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2451.28-2451.95|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:205.7-209.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 3710, 3761, 3714, 3827, 3822, 3817, 3812, 3799, 3754, 3712, 3806, 3801, 3795, 3790, 3785, 3782 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 5004 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ 1020 ],
            "B": [ 3911, 3906, 3901, 3898, 3892, 3884, 3881, 3878, 3873, 3868, 3866, 3861, 3856, 3851, 3959, 3956 ],
            "BHOLD": [ 1020 ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ 42 ],
            "CO": [ 5005 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 4756, 4706, 4701, 4708, 4712, 4716, 4720, 4724, 4728, 4697, 4732, 4736, 4740, 4744, 4748, 4752 ],
            "OHOLDBOT": [ 1018 ],
            "OHOLDTOP": [ 1018 ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 5022 ]
          }
        },
        "cpu_I.execute_to_memory_MUL_LL_SB_MAC16_O": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "1",
            "A_SIGNED": "00000000000000000000000000000000",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "01",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "1",
            "B_SIGNED": "00000000000000000000000000000000",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "01",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2490.28-2490.77|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 3710, 3761, 3714, 3827, 3822, 3817, 3812, 3799, 3754, 3712, 3806, 3801, 3795, 3790, 3785, 3782 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 5023 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ 1020 ],
            "B": [ 3843, 3895, 3847, 3953, 3950, 3947, 3944, 3933, 3890, 3845, 3938, 3935, 3925, 3922, 3919, 3914 ],
            "BHOLD": [ 1020 ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ 42 ],
            "CO": [ 5024 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056 ],
            "OHOLDBOT": [ 1018 ],
            "OHOLDTOP": [ 1018 ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 5057 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4249 ],
            "E": [ 3995 ],
            "Q": [ 5058 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4250 ],
            "E": [ 3995 ],
            "Q": [ 5059 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4251 ],
            "E": [ 3995 ],
            "Q": [ 5060 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2932 ],
            "E": [ 3995 ],
            "Q": [ 5061 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4252 ],
            "E": [ 3995 ],
            "Q": [ 5062 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4253 ],
            "E": [ 3995 ],
            "Q": [ 5063 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4254 ],
            "E": [ 3995 ],
            "Q": [ 5064 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2911 ],
            "E": [ 3995 ],
            "Q": [ 5065 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4255 ],
            "E": [ 3995 ],
            "Q": [ 5066 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2896 ],
            "E": [ 3995 ],
            "Q": [ 5067 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4256 ],
            "E": [ 3995 ],
            "Q": [ 5068 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2880 ],
            "E": [ 3995 ],
            "Q": [ 5069 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4257 ],
            "E": [ 3995 ],
            "Q": [ 5070 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2867 ],
            "E": [ 3995 ],
            "Q": [ 5071 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3074 ],
            "E": [ 3995 ],
            "Q": [ 5072 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4258 ],
            "E": [ 3995 ],
            "Q": [ 5073 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3059 ],
            "E": [ 3995 ],
            "Q": [ 5074 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3045 ],
            "E": [ 3995 ],
            "Q": [ 5075 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3034 ],
            "E": [ 3995 ],
            "Q": [ 5076 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3014 ],
            "E": [ 3995 ],
            "Q": [ 5077 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4259 ],
            "E": [ 3995 ],
            "Q": [ 5078 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4260 ],
            "E": [ 3995 ],
            "Q": [ 5079 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4261 ],
            "E": [ 3995 ],
            "Q": [ 5080 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2994 ],
            "E": [ 3995 ],
            "Q": [ 5081 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4262 ],
            "E": [ 3995 ],
            "Q": [ 5082 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4263 ],
            "E": [ 3995 ],
            "Q": [ 5083 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4264 ],
            "E": [ 3995 ],
            "Q": [ 5084 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4265 ],
            "E": [ 3995 ],
            "Q": [ 5085 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2952 ],
            "E": [ 3995 ],
            "Q": [ 5086 ]
          }
        },
        "cpu_I.execute_to_memory_PC_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4266 ],
            "E": [ 3995 ],
            "Q": [ 5087 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2971 ],
            "E": [ 3995 ],
            "Q": [ 3173 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2969 ],
            "E": [ 3995 ],
            "Q": [ 3190 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2939 ],
            "E": [ 3995 ],
            "Q": [ 3223 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2925 ],
            "E": [ 3995 ],
            "Q": [ 3126 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2922 ],
            "E": [ 3995 ],
            "Q": [ 3119 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2919 ],
            "E": [ 3995 ],
            "Q": [ 3112 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2916 ],
            "E": [ 3995 ],
            "Q": [ 3105 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2904 ],
            "E": [ 3995 ],
            "Q": [ 3100 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2901 ],
            "E": [ 3995 ],
            "Q": [ 3089 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2888 ],
            "E": [ 3995 ],
            "Q": [ 3272 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2885 ],
            "E": [ 3995 ],
            "Q": [ 3267 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2875 ],
            "E": [ 3995 ],
            "Q": [ 3262 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2980 ],
            "E": [ 3995 ],
            "Q": [ 3204 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2863 ],
            "E": [ 3995 ],
            "Q": [ 3257 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3067 ],
            "E": [ 3995 ],
            "Q": [ 3240 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3064 ],
            "E": [ 3995 ],
            "Q": [ 3252 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3050 ],
            "E": [ 3995 ],
            "Q": [ 3185 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3038 ],
            "E": [ 3995 ],
            "Q": [ 3247 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3025 ],
            "E": [ 3995 ],
            "Q": [ 3242 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3003 ],
            "E": [ 3995 ],
            "Q": [ 3227 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2976 ],
            "E": [ 3995 ],
            "Q": [ 3158 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2936 ],
            "E": [ 3995 ],
            "Q": [ 3274 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2861 ],
            "E": [ 3995 ],
            "Q": [ 3197 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2984 ],
            "E": [ 3995 ],
            "Q": [ 3209 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2860 ],
            "E": [ 3995 ],
            "Q": [ 3235 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2970 ],
            "E": [ 3995 ],
            "Q": [ 3180 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2966 ],
            "E": [ 3995 ],
            "Q": [ 3168 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2963 ],
            "E": [ 3995 ],
            "Q": [ 3154 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2960 ],
            "E": [ 3995 ],
            "Q": [ 3147 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2957 ],
            "E": [ 3995 ],
            "Q": [ 3140 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2945 ],
            "E": [ 3995 ],
            "Q": [ 3216 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2942 ],
            "E": [ 3995 ],
            "Q": [ 3133 ]
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_VALID_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4268 ],
            "E": [ 3995 ],
            "Q": [ 4895 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_CTRL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4277 ],
            "E": [ 3995 ],
            "Q": [ 3095 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_CTRL_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4278 ],
            "E": [ 3995 ],
            "Q": [ 3096 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2409 ],
            "E": [ 3995 ],
            "Q": [ 3175 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2413 ],
            "E": [ 3995 ],
            "Q": [ 3192 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2438 ],
            "E": [ 3995 ],
            "Q": [ 3225 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2440 ],
            "E": [ 3995 ],
            "Q": [ 3128 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2445 ],
            "E": [ 3995 ],
            "Q": [ 3121 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2446 ],
            "E": [ 3995 ],
            "Q": [ 3114 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2447 ],
            "E": [ 3995 ],
            "Q": [ 3107 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2448 ],
            "E": [ 3995 ],
            "Q": [ 3093 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2402 ],
            "E": [ 3995 ],
            "Q": [ 3094 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2478 ],
            "E": [ 3995 ],
            "Q": [ 3108 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2358 ],
            "E": [ 3995 ],
            "Q": [ 3115 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2483 ],
            "E": [ 3995 ],
            "Q": [ 3122 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2414 ],
            "E": [ 3995 ],
            "Q": [ 3199 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2355 ],
            "E": [ 3995 ],
            "Q": [ 3129 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2571 ],
            "E": [ 3995 ],
            "Q": [ 3226 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2568 ],
            "E": [ 3995 ],
            "Q": [ 3136 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2559 ],
            "E": [ 3995 ],
            "Q": [ 3219 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2556 ],
            "E": [ 3995 ],
            "Q": [ 3143 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2548 ],
            "E": [ 3995 ],
            "Q": [ 3150 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2514 ],
            "E": [ 3995 ],
            "Q": [ 3157 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2476 ],
            "E": [ 3995 ],
            "Q": [ 3161 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2430 ],
            "E": [ 3995 ],
            "Q": [ 3212 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2352 ],
            "E": [ 3995 ],
            "Q": [ 3200 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2417 ],
            "E": [ 3995 ],
            "Q": [ 3211 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2444 ],
            "E": [ 3995 ],
            "Q": [ 3193 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2348 ],
            "E": [ 3995 ],
            "Q": [ 3176 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2418 ],
            "E": [ 3995 ],
            "Q": [ 3160 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2425 ],
            "E": [ 3995 ],
            "Q": [ 3156 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2427 ],
            "E": [ 3995 ],
            "Q": [ 3149 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2432 ],
            "E": [ 3995 ],
            "Q": [ 3142 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2434 ],
            "E": [ 3995 ],
            "Q": [ 3218 ]
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2436 ],
            "E": [ 3995 ],
            "Q": [ 3135 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5088 ],
            "E": [ 5089 ],
            "Q": [ 2751 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5090 ],
            "E": [ 5089 ],
            "Q": [ 2679 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5091 ],
            "E": [ 5089 ],
            "Q": [ 2620 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5092 ],
            "E": [ 5089 ],
            "Q": [ 2615 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5093 ],
            "E": [ 5089 ],
            "Q": [ 2610 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5094 ],
            "E": [ 5089 ],
            "Q": [ 2601 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5095 ],
            "E": [ 5089 ],
            "Q": [ 2749 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5096 ],
            "E": [ 5089 ],
            "Q": [ 2746 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5097 ],
            "E": [ 5089 ],
            "Q": [ 2741 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5098 ],
            "E": [ 5089 ],
            "Q": [ 2736 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5099 ],
            "E": [ 5089 ],
            "Q": [ 2731 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5100 ],
            "E": [ 5089 ],
            "Q": [ 2726 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5101 ],
            "E": [ 5089 ],
            "Q": [ 2674 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5102 ],
            "E": [ 5089 ],
            "Q": [ 2721 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5103 ],
            "E": [ 5089 ],
            "Q": [ 2711 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5104 ],
            "E": [ 5089 ],
            "Q": [ 2652 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5105 ],
            "E": [ 5089 ],
            "Q": [ 2717 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5106 ],
            "E": [ 5089 ],
            "Q": [ 2709 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5107 ],
            "E": [ 5089 ],
            "Q": [ 2704 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5108 ],
            "E": [ 5089 ],
            "Q": [ 2699 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5109 ],
            "E": [ 5089 ],
            "Q": [ 2694 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5110 ],
            "E": [ 5089 ],
            "Q": [ 2689 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5111 ],
            "E": [ 5089 ],
            "Q": [ 2684 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5112 ],
            "E": [ 5089 ],
            "Q": [ 2662 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5113 ],
            "E": [ 5089 ],
            "Q": [ 2667 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5114 ],
            "E": [ 5089 ],
            "Q": [ 2719 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5115 ],
            "E": [ 5089 ],
            "Q": [ 2650 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5116 ],
            "E": [ 5089 ],
            "Q": [ 2645 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5117 ],
            "E": [ 5089 ],
            "Q": [ 2640 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5118 ],
            "E": [ 5089 ],
            "Q": [ 2635 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5119 ],
            "E": [ 5089 ],
            "Q": [ 2630 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_accumulator_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5120 ],
            "E": [ 5089 ],
            "Q": [ 2625 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5121 ],
            "Q": [ 5122 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_DFFR_D_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5123 ],
            "Q": [ 5124 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_DFFR_D_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5125 ],
            "Q": [ 5126 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_DFFR_D_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5127 ],
            "Q": [ 5128 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_DFFR_D_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5129 ],
            "Q": [ 5130 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_DFFR_D_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5131 ],
            "Q": [ 5132 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ "0" ],
            "I2": [ 5126 ],
            "I3": [ 5133 ],
            "O": [ 5125 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5134 ],
            "I1": [ "0" ],
            "I2": [ 5122 ],
            "I3": [ 5135 ],
            "O": [ 5121 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5136 ],
            "CO": [ 5135 ],
            "I0": [ "0" ],
            "I1": [ 5124 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010100000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 4134 ],
            "I2": [ 5132 ],
            "I3": [ "0" ],
            "O": [ 5131 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5134 ],
            "I1": [ "0" ],
            "I2": [ 5130 ],
            "I3": [ 5137 ],
            "O": [ 5129 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111101001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5132 ],
            "I1": [ 4134 ],
            "I2": [ 5138 ],
            "I3": [ 4135 ],
            "O": [ 5134 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 5137 ],
            "I0": [ 4134 ],
            "I1": [ 5132 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ "0" ],
            "I2": [ 5128 ],
            "I3": [ 5139 ],
            "O": [ 5127 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5122 ],
            "I2": [ 5124 ],
            "I3": [ 5126 ],
            "O": [ 5140 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5137 ],
            "CO": [ 5139 ],
            "I0": [ "0" ],
            "I1": [ 5130 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ "0" ],
            "I2": [ 5124 ],
            "I3": [ 5136 ],
            "O": [ 5123 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5133 ],
            "CO": [ 5136 ],
            "I0": [ "0" ],
            "I1": [ 5126 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5139 ],
            "CO": [ 5133 ],
            "I0": [ "0" ],
            "I1": [ 5128 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5141 ],
            "Q": [ 5142 ],
            "R": [ 3995 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5142 ],
            "I2": [ 5132 ],
            "I3": [ 5138 ],
            "O": [ 5141 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5132 ],
            "I2": [ 4134 ],
            "I3": [ 5138 ],
            "O": [ 5143 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5128 ],
            "I2": [ 5130 ],
            "I3": [ 5140 ],
            "O": [ 5138 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5142 ],
            "I3": [ 3080 ],
            "O": [ 4134 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4134 ],
            "I3": [ 4135 ],
            "O": [ 5089 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_needRevert_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5144 ],
            "E": [ 3995 ],
            "Q": [ 2604 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_needRevert_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 4150 ],
            "I2": [ 3987 ],
            "I3": [ 5145 ],
            "O": [ 5144 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_needRevert_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4232 ],
            "I1": [ 4235 ],
            "I2": [ 4242 ],
            "I3": [ 4239 ],
            "O": [ 5145 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2594 ],
            "E": [ 5143 ],
            "Q": [ 3170 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2678 ],
            "E": [ 5143 ],
            "Q": [ 3187 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2619 ],
            "E": [ 5143 ],
            "Q": [ 3220 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2614 ],
            "E": [ 5143 ],
            "Q": [ 3123 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2609 ],
            "E": [ 5143 ],
            "Q": [ 3116 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2600 ],
            "E": [ 5143 ],
            "Q": [ 3109 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2748 ],
            "E": [ 5143 ],
            "Q": [ 3102 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2745 ],
            "E": [ 5143 ],
            "Q": [ 3097 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2740 ],
            "E": [ 5143 ],
            "Q": [ 3086 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2735 ],
            "E": [ 5143 ],
            "Q": [ 3269 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2730 ],
            "E": [ 5143 ],
            "Q": [ 3264 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2725 ],
            "E": [ 5143 ],
            "Q": [ 3259 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2673 ],
            "E": [ 5143 ],
            "Q": [ 3201 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2715 ],
            "E": [ 5143 ],
            "Q": [ 3254 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2658 ],
            "E": [ 5143 ],
            "Q": [ 3237 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2597 ],
            "E": [ 5143 ],
            "Q": [ 3249 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2716 ],
            "E": [ 5143 ],
            "Q": [ 3182 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2708 ],
            "E": [ 5143 ],
            "Q": [ 3244 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2703 ],
            "E": [ 5143 ],
            "Q": [ 3229 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2698 ],
            "E": [ 5143 ],
            "Q": [ 3162 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2693 ],
            "E": [ 5143 ],
            "Q": [ 3083 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2688 ],
            "E": [ 5143 ],
            "Q": [ 3079 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2683 ],
            "E": [ 5143 ],
            "Q": [ 3194 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2661 ],
            "E": [ 5143 ],
            "Q": [ 3206 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2666 ],
            "E": [ 5143 ],
            "Q": [ 3232 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2670 ],
            "E": [ 5143 ],
            "Q": [ 3177 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2649 ],
            "E": [ 5143 ],
            "Q": [ 3165 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2644 ],
            "E": [ 5143 ],
            "Q": [ 3151 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2639 ],
            "E": [ 5143 ],
            "Q": [ 3144 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2634 ],
            "E": [ 5143 ],
            "Q": [ 3137 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2629 ],
            "E": [ 5143 ],
            "Q": [ 3213 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_result_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 2624 ],
            "E": [ 5143 ],
            "Q": [ 3130 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2717 ],
            "I2": [ 5146 ],
            "I3": [ 5147 ],
            "O": [ 5104 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2652 ],
            "I2": [ 5148 ],
            "I3": [ 5149 ],
            "O": [ 5103 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2752 ],
            "I2": [ 5150 ],
            "I3": [ "1" ],
            "O": [ 5114 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5151 ],
            "O": [ 5150 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2601 ],
            "I2": [ 5152 ],
            "I3": [ 5153 ],
            "O": [ 5093 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5154 ],
            "O": [ 5152 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5155 ],
            "CO": [ 5153 ],
            "I0": [ 2749 ],
            "I1": [ 5156 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2610 ],
            "I2": [ 5157 ],
            "I3": [ 5158 ],
            "O": [ 5092 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5159 ],
            "O": [ 5157 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5153 ],
            "CO": [ 5158 ],
            "I0": [ 2601 ],
            "I1": [ 5152 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2615 ],
            "I2": [ 5160 ],
            "I3": [ 5161 ],
            "O": [ 5091 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5162 ],
            "O": [ 5160 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5158 ],
            "CO": [ 5161 ],
            "I0": [ 2610 ],
            "I1": [ 5157 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2620 ],
            "I2": [ 5163 ],
            "I3": [ 5164 ],
            "O": [ 5120 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5161 ],
            "CO": [ 5164 ],
            "I0": [ 2615 ],
            "I1": [ 5160 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2625 ],
            "I2": [ 5165 ],
            "I3": [ 5166 ],
            "O": [ 5119 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5167 ],
            "O": [ 5165 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5164 ],
            "CO": [ 5166 ],
            "I0": [ 2620 ],
            "I1": [ 5163 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2630 ],
            "I2": [ 5168 ],
            "I3": [ 5169 ],
            "O": [ 5118 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5170 ],
            "O": [ 5168 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5166 ],
            "CO": [ 5169 ],
            "I0": [ 2625 ],
            "I1": [ 5165 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2635 ],
            "I2": [ 5171 ],
            "I3": [ 5172 ],
            "O": [ 5117 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5173 ],
            "O": [ 5171 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_17_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5169 ],
            "CO": [ 5172 ],
            "I0": [ 2630 ],
            "I1": [ 5168 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2640 ],
            "I2": [ 5174 ],
            "I3": [ 5175 ],
            "O": [ 5116 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5176 ],
            "O": [ 5174 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_18_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5172 ],
            "CO": [ 5175 ],
            "I0": [ 2635 ],
            "I1": [ 5171 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2645 ],
            "I2": [ 5177 ],
            "I3": [ 5178 ],
            "O": [ 5115 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5179 ],
            "O": [ 5177 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_19_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5175 ],
            "CO": [ 5178 ],
            "I0": [ 2640 ],
            "I1": [ 5174 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5180 ],
            "O": [ 5148 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5147 ],
            "CO": [ 5149 ],
            "I0": [ 2717 ],
            "I1": [ 5146 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2711 ],
            "I2": [ 5181 ],
            "I3": [ 5182 ],
            "O": [ 5102 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2650 ],
            "I2": [ 5183 ],
            "I3": [ 5184 ],
            "O": [ 5112 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5185 ],
            "O": [ 5183 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_20_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5178 ],
            "CO": [ 5184 ],
            "I0": [ 2645 ],
            "I1": [ 5177 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2719 ],
            "I2": [ 5186 ],
            "I3": [ 5187 ],
            "O": [ 5113 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5188 ],
            "O": [ 5186 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_21_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 5187 ],
            "I0": [ 2752 ],
            "I1": [ 5150 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2662 ],
            "I2": [ 5189 ],
            "I3": [ 5190 ],
            "O": [ 5101 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5191 ],
            "O": [ 5189 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_22_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5184 ],
            "CO": [ 5190 ],
            "I0": [ 2650 ],
            "I1": [ 5183 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2674 ],
            "I2": [ 5192 ],
            "I3": [ 5193 ],
            "O": [ 5090 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5194 ],
            "O": [ 5192 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_23_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5190 ],
            "CO": [ 5193 ],
            "I0": [ 2662 ],
            "I1": [ 5189 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2679 ],
            "I2": [ 5195 ],
            "I3": [ 5196 ],
            "O": [ 5088 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5197 ],
            "O": [ 5195 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5196 ],
            "CO": [ 5198 ],
            "I0": [ 2679 ],
            "I1": [ 5195 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2751 ],
            "I2": [ "1" ],
            "I3": [ 5198 ],
            "O": [ 4104 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5199 ],
            "O": [ 5163 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5193 ],
            "CO": [ 5196 ],
            "I0": [ 2674 ],
            "I1": [ 5192 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2667 ],
            "I2": [ 5200 ],
            "I3": [ 5201 ],
            "O": [ 5111 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5202 ],
            "O": [ 5200 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_25_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5187 ],
            "CO": [ 5201 ],
            "I0": [ 2719 ],
            "I1": [ 5186 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2684 ],
            "I2": [ 5203 ],
            "I3": [ 5204 ],
            "O": [ 5110 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5205 ],
            "O": [ 5203 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_26_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5201 ],
            "CO": [ 5204 ],
            "I0": [ 2667 ],
            "I1": [ 5200 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2689 ],
            "I2": [ 5206 ],
            "I3": [ 5207 ],
            "O": [ 5109 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5208 ],
            "O": [ 5206 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_27_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5204 ],
            "CO": [ 5207 ],
            "I0": [ 2684 ],
            "I1": [ 5203 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2694 ],
            "I2": [ 5209 ],
            "I3": [ 5210 ],
            "O": [ 5108 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5211 ],
            "O": [ 5209 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_28_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5207 ],
            "CO": [ 5210 ],
            "I0": [ 2689 ],
            "I1": [ 5206 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2699 ],
            "I2": [ 5212 ],
            "I3": [ 5213 ],
            "O": [ 5107 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5214 ],
            "O": [ 5212 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_29_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5210 ],
            "CO": [ 5213 ],
            "I0": [ 2694 ],
            "I1": [ 5209 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5215 ],
            "O": [ 5181 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5149 ],
            "CO": [ 5182 ],
            "I0": [ 2652 ],
            "I1": [ 5148 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2721 ],
            "I2": [ 5216 ],
            "I3": [ 5217 ],
            "O": [ 5100 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2704 ],
            "I2": [ 5218 ],
            "I3": [ 5219 ],
            "O": [ 5106 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5220 ],
            "O": [ 5218 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_30_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5213 ],
            "CO": [ 5219 ],
            "I0": [ 2699 ],
            "I1": [ 5212 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2709 ],
            "I2": [ 5221 ],
            "I3": [ 5222 ],
            "O": [ 5105 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5223 ],
            "O": [ 5221 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_31_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5219 ],
            "CO": [ 5222 ],
            "I0": [ 2704 ],
            "I1": [ 5218 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5224 ],
            "O": [ 5216 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5182 ],
            "CO": [ 5217 ],
            "I0": [ 2711 ],
            "I1": [ 5181 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2726 ],
            "I2": [ 5225 ],
            "I3": [ 5226 ],
            "O": [ 5099 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5227 ],
            "O": [ 5225 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5217 ],
            "CO": [ 5226 ],
            "I0": [ 2721 ],
            "I1": [ 5216 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2731 ],
            "I2": [ 5228 ],
            "I3": [ 5229 ],
            "O": [ 5098 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5230 ],
            "O": [ 5228 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5226 ],
            "CO": [ 5229 ],
            "I0": [ 2726 ],
            "I1": [ 5225 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2736 ],
            "I2": [ 5231 ],
            "I3": [ 5232 ],
            "O": [ 5097 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5233 ],
            "O": [ 5231 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5229 ],
            "CO": [ 5232 ],
            "I0": [ 2731 ],
            "I1": [ 5228 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2741 ],
            "I2": [ 5234 ],
            "I3": [ 5235 ],
            "O": [ 5096 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5236 ],
            "O": [ 5234 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5232 ],
            "CO": [ 5235 ],
            "I0": [ 2736 ],
            "I1": [ 5231 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2746 ],
            "I2": [ 5237 ],
            "I3": [ 5238 ],
            "O": [ 5095 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5239 ],
            "O": [ 5237 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5235 ],
            "CO": [ 5238 ],
            "I0": [ 2741 ],
            "I1": [ 5234 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4104 ],
            "I1": [ 2749 ],
            "I2": [ 5156 ],
            "I3": [ 5155 ],
            "O": [ 5094 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5240 ],
            "O": [ 5156 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5238 ],
            "CO": [ 5155 ],
            "I0": [ 2746 ],
            "I1": [ 5237 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5241 ],
            "O": [ 5146 ]
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5222 ],
            "CO": [ 5147 ],
            "I0": [ 2709 ],
            "I1": [ 5221 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3989 ],
            "E": [ 5089 ],
            "Q": [ 2752 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4128 ],
            "E": [ 5089 ],
            "Q": [ 2680 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4037 ],
            "E": [ 5089 ],
            "Q": [ 2621 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4042 ],
            "E": [ 5089 ],
            "Q": [ 2616 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4053 ],
            "E": [ 5089 ],
            "Q": [ 2611 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4058 ],
            "E": [ 5089 ],
            "Q": [ 2603 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4063 ],
            "E": [ 5089 ],
            "Q": [ 2750 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4068 ],
            "E": [ 5089 ],
            "Q": [ 2747 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4073 ],
            "E": [ 5089 ],
            "Q": [ 2742 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4078 ],
            "E": [ 5089 ],
            "Q": [ 2737 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4083 ],
            "E": [ 5089 ],
            "Q": [ 2732 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4088 ],
            "E": [ 5089 ],
            "Q": [ 2727 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4000 ],
            "E": [ 5089 ],
            "Q": [ 2675 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4093 ],
            "E": [ 5089 ],
            "Q": [ 2722 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4097 ],
            "E": [ 5089 ],
            "Q": [ 2712 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3998 ],
            "E": [ 5089 ],
            "Q": [ 2653 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4051 ],
            "E": [ 5089 ],
            "Q": [ 2718 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4103 ],
            "E": [ 5089 ],
            "Q": [ 2710 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4109 ],
            "E": [ 5089 ],
            "Q": [ 2705 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4114 ],
            "E": [ 5089 ],
            "Q": [ 2700 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4119 ],
            "E": [ 5089 ],
            "Q": [ 2695 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4124 ],
            "E": [ 5089 ],
            "Q": [ 2690 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4130 ],
            "E": [ 5089 ],
            "Q": [ 2685 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4004 ],
            "E": [ 5089 ],
            "Q": [ 2663 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3996 ],
            "E": [ 5089 ],
            "Q": [ 2668 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4105 ],
            "E": [ 5089 ],
            "Q": [ 2720 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4008 ],
            "E": [ 5089 ],
            "Q": [ 2651 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4013 ],
            "E": [ 5089 ],
            "Q": [ 2646 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4018 ],
            "E": [ 5089 ],
            "Q": [ 2641 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4023 ],
            "E": [ 5089 ],
            "Q": [ 2636 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4027 ],
            "E": [ 5089 ],
            "Q": [ 2631 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs1_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4032 ],
            "E": [ 5089 ],
            "Q": [ 2626 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4138 ],
            "E": [ 3995 ],
            "Q": [ 5197 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4190 ],
            "E": [ 3995 ],
            "Q": [ 5194 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4158 ],
            "E": [ 3995 ],
            "Q": [ 5162 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4155 ],
            "E": [ 3995 ],
            "Q": [ 5159 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4149 ],
            "E": [ 3995 ],
            "Q": [ 5154 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4230 ],
            "E": [ 3995 ],
            "Q": [ 5240 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4229 ],
            "E": [ 3995 ],
            "Q": [ 5239 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4226 ],
            "E": [ 3995 ],
            "Q": [ 5236 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4223 ],
            "E": [ 3995 ],
            "Q": [ 5233 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4220 ],
            "E": [ 3995 ],
            "Q": [ 5230 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4217 ],
            "E": [ 3995 ],
            "Q": [ 5227 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4214 ],
            "E": [ 3995 ],
            "Q": [ 5224 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4189 ],
            "E": [ 3995 ],
            "Q": [ 5191 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4182 ],
            "E": [ 3995 ],
            "Q": [ 5215 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4146 ],
            "E": [ 3995 ],
            "Q": [ 5180 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4143 ],
            "E": [ 3995 ],
            "Q": [ 5241 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4211 ],
            "E": [ 3995 ],
            "Q": [ 5223 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4208 ],
            "E": [ 3995 ],
            "Q": [ 5220 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4205 ],
            "E": [ 3995 ],
            "Q": [ 5214 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4202 ],
            "E": [ 3995 ],
            "Q": [ 5211 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4199 ],
            "E": [ 3995 ],
            "Q": [ 5208 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4196 ],
            "E": [ 3995 ],
            "Q": [ 5205 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4193 ],
            "E": [ 3995 ],
            "Q": [ 5202 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4179 ],
            "E": [ 3995 ],
            "Q": [ 5185 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4185 ],
            "E": [ 3995 ],
            "Q": [ 5188 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3639 ],
            "E": [ 3995 ],
            "Q": [ 5151 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4176 ],
            "E": [ 3995 ],
            "Q": [ 5179 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4173 ],
            "E": [ 3995 ],
            "Q": [ 5176 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4170 ],
            "E": [ 3995 ],
            "Q": [ 5173 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4167 ],
            "E": [ 3995 ],
            "Q": [ 5170 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4164 ],
            "E": [ 3995 ],
            "Q": [ 5167 ]
          }
        },
        "cpu_I.memory_DivPlugin_rs2_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4161 ],
            "E": [ 3995 ],
            "Q": [ 5199 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5242 ],
            "I2": [ 5243 ],
            "I3": [ 5244 ],
            "O": [ 5245 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001001101101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4987 ],
            "I1": [ 5246 ],
            "I2": [ 4950 ],
            "I3": [ 5247 ],
            "O": [ 5248 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5249 ],
            "I2": [ 5250 ],
            "I3": [ 5251 ],
            "O": [ 5252 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5049 ],
            "I2": [ 5014 ],
            "I3": [ 4978 ],
            "O": [ 5250 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5050 ],
            "I2": [ 4979 ],
            "I3": [ 5015 ],
            "O": [ 5249 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5253 ],
            "CO": [ 5251 ],
            "I0": [ 5254 ],
            "I1": [ 5255 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5256 ],
            "I2": [ 5257 ],
            "I3": [ 5258 ],
            "O": [ 5259 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5050 ],
            "I2": [ 4979 ],
            "I3": [ 5015 ],
            "O": [ 5257 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5051 ],
            "I2": [ 4980 ],
            "I3": [ 5016 ],
            "O": [ 5256 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5251 ],
            "CO": [ 5258 ],
            "I0": [ 5249 ],
            "I1": [ 5250 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5260 ],
            "I2": [ 5261 ],
            "I3": [ 5262 ],
            "O": [ 5263 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5051 ],
            "I2": [ 4980 ],
            "I3": [ 5016 ],
            "O": [ 5261 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_12_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5052 ],
            "I2": [ 5017 ],
            "I3": [ 4981 ],
            "O": [ 5260 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5258 ],
            "CO": [ 5262 ],
            "I0": [ 5256 ],
            "I1": [ 5257 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5264 ],
            "I2": [ 5265 ],
            "I3": [ 5266 ],
            "O": [ 5267 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5052 ],
            "I2": [ 5017 ],
            "I3": [ 4981 ],
            "O": [ 5265 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5053 ],
            "I2": [ 5018 ],
            "I3": [ 4982 ],
            "O": [ 5264 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5262 ],
            "CO": [ 5266 ],
            "I0": [ 5260 ],
            "I1": [ 5261 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5268 ],
            "I2": [ 5269 ],
            "I3": [ 5270 ],
            "O": [ 5271 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5053 ],
            "I2": [ 5018 ],
            "I3": [ 4982 ],
            "O": [ 5269 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_14_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5054 ],
            "I2": [ 5019 ],
            "I3": [ 4983 ],
            "O": [ 5268 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5266 ],
            "CO": [ 5270 ],
            "I0": [ 5264 ],
            "I1": [ 5265 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5272 ],
            "I2": [ 5273 ],
            "I3": [ 5274 ],
            "O": [ 5275 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5054 ],
            "I2": [ 5019 ],
            "I3": [ 4983 ],
            "O": [ 5273 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5055 ],
            "I2": [ 5020 ],
            "I3": [ 4984 ],
            "O": [ 5272 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_15_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5270 ],
            "CO": [ 5274 ],
            "I0": [ 5268 ],
            "I1": [ 5269 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5276 ],
            "I2": [ 5277 ],
            "I3": [ 5278 ],
            "O": [ 5279 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5055 ],
            "I2": [ 5020 ],
            "I3": [ 4984 ],
            "O": [ 5277 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5056 ],
            "I2": [ 5021 ],
            "I3": [ 4985 ],
            "O": [ 5276 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_16_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5274 ],
            "CO": [ 5278 ],
            "I0": [ 5272 ],
            "I1": [ 5273 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5280 ],
            "I2": [ 5281 ],
            "I3": [ 5282 ],
            "O": [ 5283 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5056 ],
            "I2": [ 5021 ],
            "I3": [ 4985 ],
            "O": [ 5281 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4995 ],
            "I3": [ 4959 ],
            "O": [ 5280 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_17_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5278 ],
            "CO": [ 5282 ],
            "I0": [ 5276 ],
            "I1": [ 5277 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5284 ],
            "I2": [ 5285 ],
            "I3": [ 5286 ],
            "O": [ 5287 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4958 ],
            "I3": [ 4994 ],
            "O": [ 5284 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4995 ],
            "I3": [ 4959 ],
            "O": [ 5285 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_18_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5282 ],
            "CO": [ 5286 ],
            "I0": [ 5280 ],
            "I1": [ 5281 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5288 ],
            "I2": [ 5289 ],
            "I3": [ 5290 ],
            "O": [ 5291 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4956 ],
            "I3": [ 4992 ],
            "O": [ 5288 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4993 ],
            "I3": [ 4957 ],
            "O": [ 5289 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_19_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5244 ],
            "CO": [ 5290 ],
            "I0": [ 5242 ],
            "I1": [ 5243 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4987 ],
            "I3": [ 4950 ],
            "O": [ 5246 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5292 ],
            "CO": [ 5247 ],
            "I0": [ 5246 ],
            "I1": [ 5293 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5294 ],
            "I2": [ 5295 ],
            "I3": [ "0" ],
            "O": [ 5296 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5297 ],
            "I2": [ 5298 ],
            "I3": [ 5299 ],
            "O": [ 5300 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4955 ],
            "I3": [ 4991 ],
            "O": [ 5297 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_20_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4956 ],
            "I3": [ 4992 ],
            "O": [ 5298 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_20_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5290 ],
            "CO": [ 5299 ],
            "I0": [ 5288 ],
            "I1": [ 5289 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5301 ],
            "I2": [ 5302 ],
            "I3": [ 5303 ],
            "O": [ 5304 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4990 ],
            "I3": [ 4954 ],
            "O": [ 5301 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4955 ],
            "I3": [ 4991 ],
            "O": [ 5302 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_21_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5299 ],
            "CO": [ 5303 ],
            "I0": [ 5297 ],
            "I1": [ 5298 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5305 ],
            "I2": [ 5306 ],
            "I3": [ 5307 ],
            "O": [ 5308 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4989 ],
            "I3": [ 4953 ],
            "O": [ 5305 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4990 ],
            "I3": [ 4954 ],
            "O": [ 5306 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_22_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5303 ],
            "CO": [ 5307 ],
            "I0": [ 5301 ],
            "I1": [ 5302 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5309 ],
            "I2": [ 5310 ],
            "I3": [ 5311 ],
            "O": [ 5312 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4952 ],
            "I3": [ 5003 ],
            "O": [ 5309 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4989 ],
            "I3": [ 4953 ],
            "O": [ 5310 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_23_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5307 ],
            "CO": [ 5311 ],
            "I0": [ 5305 ],
            "I1": [ 5306 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5313 ],
            "I2": [ 5314 ],
            "I3": [ 5315 ],
            "O": [ 5316 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_24_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4967 ],
            "I3": [ 5002 ],
            "O": [ 5313 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_24_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4952 ],
            "I3": [ 5003 ],
            "O": [ 5314 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_24_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5311 ],
            "CO": [ 5315 ],
            "I0": [ 5309 ],
            "I1": [ 5310 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5317 ],
            "I2": [ 5318 ],
            "I3": [ 5319 ],
            "O": [ 5320 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_25_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5001 ],
            "I3": [ 4966 ],
            "O": [ 5317 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_25_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4967 ],
            "I3": [ 5002 ],
            "O": [ 5318 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_25_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5315 ],
            "CO": [ 5319 ],
            "I0": [ 5313 ],
            "I1": [ 5314 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5321 ],
            "I2": [ 5322 ],
            "I3": [ 5323 ],
            "O": [ 5324 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_26_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4965 ],
            "I3": [ 5000 ],
            "O": [ 5321 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_26_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5001 ],
            "I3": [ 4966 ],
            "O": [ 5322 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_26_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5319 ],
            "CO": [ 5323 ],
            "I0": [ 5317 ],
            "I1": [ 5318 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5325 ],
            "I2": [ 5326 ],
            "I3": [ 5327 ],
            "O": [ 5328 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_27_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4999 ],
            "I3": [ 4964 ],
            "O": [ 5325 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_27_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4965 ],
            "I3": [ 5000 ],
            "O": [ 5326 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_27_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5323 ],
            "CO": [ 5327 ],
            "I0": [ 5321 ],
            "I1": [ 5322 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5329 ],
            "I2": [ 5330 ],
            "I3": [ 5331 ],
            "O": [ 5332 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_28_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4963 ],
            "I3": [ 4998 ],
            "O": [ 5329 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_28_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4999 ],
            "I3": [ 4964 ],
            "O": [ 5330 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_28_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5327 ],
            "CO": [ 5331 ],
            "I0": [ 5325 ],
            "I1": [ 5326 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5333 ],
            "I2": [ 5334 ],
            "I3": [ 5335 ],
            "O": [ 5336 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_29_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4997 ],
            "I3": [ 4962 ],
            "O": [ 5333 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_29_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4963 ],
            "I3": [ 4998 ],
            "O": [ 5334 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_29_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5331 ],
            "CO": [ 5335 ],
            "I0": [ 5329 ],
            "I1": [ 5330 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5041 ],
            "I2": [ 5006 ],
            "I3": [ 4970 ],
            "O": [ 5295 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5042 ],
            "I2": [ 4971 ],
            "I3": [ 5007 ],
            "O": [ 5294 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5337 ],
            "I2": [ 5338 ],
            "I3": [ 5339 ],
            "O": [ 5340 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5341 ],
            "I2": [ 5342 ],
            "I3": [ 5343 ],
            "O": [ 5344 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_30_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4961 ],
            "I3": [ 4996 ],
            "O": [ 5341 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_30_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4997 ],
            "I3": [ 4962 ],
            "O": [ 5342 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_30_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5335 ],
            "CO": [ 5343 ],
            "I0": [ 5333 ],
            "I1": [ 5334 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5345 ],
            "I2": [ 5346 ],
            "I3": [ 5347 ],
            "O": [ 5348 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_31_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4988 ],
            "I3": [ 4960 ],
            "O": [ 5345 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_31_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4961 ],
            "I3": [ 4996 ],
            "O": [ 5346 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_31_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5343 ],
            "CO": [ 5347 ],
            "I0": [ 5341 ],
            "I1": [ 5342 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_32": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5349 ],
            "I2": [ 5350 ],
            "I3": [ 5351 ],
            "O": [ 5352 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_32_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4987 ],
            "I3": [ 4951 ],
            "O": [ 5349 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_32_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4988 ],
            "I3": [ 4960 ],
            "O": [ 5350 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_32_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5347 ],
            "CO": [ 5351 ],
            "I0": [ 5345 ],
            "I1": [ 5346 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_33": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5246 ],
            "I2": [ 5293 ],
            "I3": [ 5292 ],
            "O": [ 5353 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_33_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4987 ],
            "I3": [ 4951 ],
            "O": [ 5293 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_33_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5351 ],
            "CO": [ 5292 ],
            "I0": [ 5349 ],
            "I1": [ 5350 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_34": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5041 ],
            "I2": [ 5006 ],
            "I3": [ 4970 ],
            "O": [ 5354 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5042 ],
            "I2": [ 4971 ],
            "I3": [ 5007 ],
            "O": [ 5338 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5043 ],
            "I2": [ 4972 ],
            "I3": [ 5008 ],
            "O": [ 5337 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 5339 ],
            "I0": [ 5294 ],
            "I1": [ 5295 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5355 ],
            "I2": [ 5356 ],
            "I3": [ 5357 ],
            "O": [ 5358 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5043 ],
            "I2": [ 4972 ],
            "I3": [ 5008 ],
            "O": [ 5356 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5044 ],
            "I2": [ 5009 ],
            "I3": [ 4973 ],
            "O": [ 5355 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5339 ],
            "CO": [ 5357 ],
            "I0": [ 5337 ],
            "I1": [ 5338 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5359 ],
            "I2": [ 5360 ],
            "I3": [ 5361 ],
            "O": [ 5362 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5044 ],
            "I2": [ 5009 ],
            "I3": [ 4973 ],
            "O": [ 5360 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5045 ],
            "I2": [ 4974 ],
            "I3": [ 5010 ],
            "O": [ 5359 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5357 ],
            "CO": [ 5361 ],
            "I0": [ 5355 ],
            "I1": [ 5356 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5363 ],
            "I2": [ 5364 ],
            "I3": [ 5365 ],
            "O": [ 5366 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5045 ],
            "I2": [ 4974 ],
            "I3": [ 5010 ],
            "O": [ 5364 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5046 ],
            "I2": [ 4975 ],
            "I3": [ 5011 ],
            "O": [ 5363 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5361 ],
            "CO": [ 5365 ],
            "I0": [ 5359 ],
            "I1": [ 5360 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5367 ],
            "I2": [ 5368 ],
            "I3": [ 5369 ],
            "O": [ 5370 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5046 ],
            "I2": [ 4975 ],
            "I3": [ 5011 ],
            "O": [ 5368 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5047 ],
            "I2": [ 5012 ],
            "I3": [ 4976 ],
            "O": [ 5367 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5365 ],
            "CO": [ 5369 ],
            "I0": [ 5363 ],
            "I1": [ 5364 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5371 ],
            "I2": [ 5372 ],
            "I3": [ 5373 ],
            "O": [ 5374 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5047 ],
            "I2": [ 5012 ],
            "I3": [ 4976 ],
            "O": [ 5372 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5048 ],
            "I2": [ 5013 ],
            "I3": [ 4977 ],
            "O": [ 5371 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5369 ],
            "CO": [ 5373 ],
            "I0": [ 5367 ],
            "I1": [ 5368 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5254 ],
            "I2": [ 5255 ],
            "I3": [ 5253 ],
            "O": [ 5375 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5048 ],
            "I2": [ 5013 ],
            "I3": [ 4977 ],
            "O": [ 5255 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5049 ],
            "I2": [ 5014 ],
            "I3": [ 4978 ],
            "O": [ 5254 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5373 ],
            "CO": [ 5253 ],
            "I0": [ 5371 ],
            "I1": [ 5372 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4993 ],
            "I3": [ 4957 ],
            "O": [ 5242 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4958 ],
            "I3": [ 4994 ],
            "O": [ 5243 ]
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5286 ],
            "CO": [ 5244 ],
            "I0": [ 5284 ],
            "I1": [ 5285 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4906 ],
            "Q": [ 5376 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4907 ],
            "Q": [ 5377 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5376 ],
            "I2": [ 5377 ],
            "I3": [ 2326 ],
            "O": [ 4449 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1154 ],
            "I1": [ 4449 ],
            "I2": [ 1365 ],
            "I3": [ 5378 ],
            "O": [ 5379 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5379 ],
            "I2": [ 5380 ],
            "I3": [ 1020 ],
            "O": [ 1475 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1365 ],
            "I1": [ 3277 ],
            "I2": [ 3284 ],
            "I3": [ 3279 ],
            "O": [ 5380 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1239 ],
            "I1": [ 1240 ],
            "I2": [ 1241 ],
            "I3": [ 5381 ],
            "O": [ 5378 ]
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4906 ],
            "I2": [ 4907 ],
            "I3": [ 3090 ],
            "O": [ 5381 ]
          }
        },
        "cpu_I.memory_to_writeBack_INSTRUCTION_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4901 ],
            "Q": [ 2264 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_to_writeBack_INSTRUCTION_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4902 ],
            "Q": [ 2265 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_to_writeBack_INSTRUCTION_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4899 ],
            "Q": [ 2266 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_to_writeBack_INSTRUCTION_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4896 ],
            "Q": [ 2267 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_to_writeBack_INSTRUCTION_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4900 ],
            "Q": [ 2268 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_to_writeBack_IS_MUL_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4909 ],
            "Q": [ 5382 ]
          }
        },
        "cpu_I.memory_to_writeBack_IS_MUL_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5382 ],
            "I3": [ 2326 ],
            "O": [ 3296 ]
          }
        },
        "cpu_I.memory_to_writeBack_IS_MUL_SB_LUT4_I2_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 3153 ],
            "Q": [ 3400 ],
            "R": [ 127 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_ADDRESS_LOW_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4910 ],
            "Q": [ 3385 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_ADDRESS_LOW_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4911 ],
            "Q": [ 3386 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_ENABLE_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4912 ],
            "Q": [ 5383 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_ENABLE_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5383 ],
            "I3": [ 2326 ],
            "O": [ 3316 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 834 ],
            "Q": [ 3363 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 837 ],
            "Q": [ 3354 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 777 ],
            "Q": [ 3446 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 780 ],
            "Q": [ 3458 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 789 ],
            "Q": [ 3471 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 792 ],
            "Q": [ 3485 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 795 ],
            "Q": [ 3498 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 798 ],
            "Q": [ 3413 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 801 ],
            "Q": [ 3425 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 804 ],
            "Q": [ 3518 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 807 ],
            "Q": [ 3444 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 810 ],
            "Q": [ 3457 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 753 ],
            "Q": [ 3345 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 813 ],
            "Q": [ 3470 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 819 ],
            "Q": [ 3486 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 747 ],
            "Q": [ 3384 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 750 ],
            "Q": [ 3398 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 783 ],
            "Q": [ 3635 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 816 ],
            "Q": [ 3633 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 825 ],
            "Q": [ 3441 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 828 ],
            "Q": [ 3459 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 831 ],
            "Q": [ 3472 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 840 ],
            "Q": [ 3482 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 756 ],
            "Q": [ 3336 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 786 ],
            "Q": [ 3495 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 822 ],
            "Q": [ 3571 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 759 ],
            "Q": [ 3327 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 762 ],
            "Q": [ 3319 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 765 ],
            "Q": [ 3303 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 768 ],
            "Q": [ 3397 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 771 ],
            "Q": [ 3616 ]
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 774 ],
            "Q": [ 3607 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4915 ],
            "Q": [ 3367 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4916 ],
            "Q": [ 3358 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4917 ],
            "Q": [ 3602 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4918 ],
            "Q": [ 3594 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4919 ],
            "Q": [ 3586 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4920 ],
            "Q": [ 3578 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4921 ],
            "Q": [ 3553 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4922 ],
            "Q": [ 3418 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4948 ],
            "Q": [ 3422 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4947 ],
            "Q": [ 3507 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4946 ],
            "Q": [ 3516 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4945 ],
            "Q": [ 3527 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4923 ],
            "Q": [ 3349 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4944 ],
            "Q": [ 3537 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4943 ],
            "Q": [ 3547 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4942 ],
            "Q": [ 3377 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4941 ],
            "Q": [ 3381 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4940 ],
            "Q": [ 3395 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4939 ],
            "Q": [ 3412 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4938 ],
            "Q": [ 3436 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4937 ],
            "Q": [ 3440 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4936 ],
            "Q": [ 3456 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4935 ],
            "Q": [ 3469 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4924 ],
            "Q": [ 3340 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4934 ],
            "Q": [ 3481 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4933 ],
            "Q": [ 3494 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4925 ],
            "Q": [ 3331 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4926 ],
            "Q": [ 3323 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4927 ],
            "Q": [ 3311 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4928 ],
            "Q": [ 3314 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4929 ],
            "Q": [ 3620 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4930 ],
            "Q": [ 3611 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5248 ],
            "Q": [ 3310 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5248 ],
            "Q": [ 3577 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5320 ],
            "Q": [ 3376 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5316 ],
            "Q": [ 3380 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5312 ],
            "Q": [ 3394 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5308 ],
            "Q": [ 3411 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5304 ],
            "Q": [ 3435 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5300 ],
            "Q": [ 3439 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5291 ],
            "Q": [ 3455 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5245 ],
            "Q": [ 3468 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5287 ],
            "Q": [ 3480 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5283 ],
            "Q": [ 3493 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5353 ],
            "Q": [ 3552 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5279 ],
            "Q": [ 3365 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5275 ],
            "Q": [ 3356 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5271 ],
            "Q": [ 3347 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5267 ],
            "Q": [ 3338 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5263 ],
            "Q": [ 3329 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5259 ],
            "Q": [ 3321 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5252 ],
            "Q": [ 3307 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5375 ],
            "Q": [ 3626 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5374 ],
            "Q": [ 3618 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5370 ],
            "Q": [ 3609 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5352 ],
            "Q": [ 3417 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5366 ],
            "Q": [ 3600 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5362 ],
            "Q": [ 3592 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5358 ],
            "Q": [ 3584 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5340 ],
            "Q": [ 3575 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5296 ],
            "Q": [ 3550 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5354 ],
            "Q": [ 3415 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5040 ],
            "Q": [ 3503 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5039 ],
            "Q": [ 3512 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5038 ],
            "Q": [ 3523 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5037 ],
            "Q": [ 3533 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5348 ],
            "Q": [ 3421 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5036 ],
            "Q": [ 3543 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5035 ],
            "Q": [ 3562 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5034 ],
            "Q": [ 3374 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5033 ],
            "Q": [ 3391 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5032 ],
            "Q": [ 3408 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5031 ],
            "Q": [ 3631 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5030 ],
            "Q": [ 3433 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5029 ],
            "Q": [ 3452 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5028 ],
            "Q": [ 3465 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5027 ],
            "Q": [ 3477 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5344 ],
            "Q": [ 3506 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5026 ],
            "Q": [ 3491 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5025 ],
            "Q": [ 3569 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5336 ],
            "Q": [ 3515 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5332 ],
            "Q": [ 3526 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5328 ],
            "Q": [ 3536 ]
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5324 ],
            "Q": [ 3546 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5058 ],
            "E": [ 1026 ],
            "Q": [ 2826 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5059 ],
            "E": [ 1026 ],
            "Q": [ 2824 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5060 ],
            "E": [ 1026 ],
            "Q": [ 2804 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5061 ],
            "E": [ 1026 ],
            "Q": [ 2802 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5062 ],
            "E": [ 1026 ],
            "Q": [ 2800 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5063 ],
            "E": [ 1026 ],
            "Q": [ 2798 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5064 ],
            "E": [ 1026 ],
            "Q": [ 2796 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5065 ],
            "E": [ 1026 ],
            "Q": [ 2794 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5066 ],
            "E": [ 1026 ],
            "Q": [ 2792 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5067 ],
            "E": [ 1026 ],
            "Q": [ 2790 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5068 ],
            "E": [ 1026 ],
            "Q": [ 2788 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5069 ],
            "E": [ 1026 ],
            "Q": [ 2786 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5070 ],
            "E": [ 1026 ],
            "Q": [ 2822 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5071 ],
            "E": [ 1026 ],
            "Q": [ 2840 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5072 ],
            "E": [ 1026 ],
            "Q": [ 2838 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5073 ],
            "E": [ 1026 ],
            "Q": [ 2836 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5074 ],
            "E": [ 1026 ],
            "Q": [ 3976 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5075 ],
            "E": [ 1026 ],
            "Q": [ 2833 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5076 ],
            "E": [ 1026 ],
            "Q": [ 2831 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5077 ],
            "E": [ 1026 ],
            "Q": [ 2829 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5078 ],
            "E": [ 1026 ],
            "Q": [ 2827 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5079 ],
            "E": [ 1026 ],
            "Q": [ 2805 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5080 ],
            "E": [ 1026 ],
            "Q": [ 2841 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5081 ],
            "E": [ 1026 ],
            "Q": [ 2820 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5082 ],
            "E": [ 1026 ],
            "Q": [ 2818 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5083 ],
            "E": [ 1026 ],
            "Q": [ 2816 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5084 ],
            "E": [ 1026 ],
            "Q": [ 2814 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5085 ],
            "E": [ 1026 ],
            "Q": [ 2812 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5086 ],
            "E": [ 1026 ],
            "Q": [ 2810 ]
          }
        },
        "cpu_I.memory_to_writeBack_PC_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5087 ],
            "E": [ 1026 ],
            "Q": [ 2808 ]
          }
        },
        "cpu_I.memory_to_writeBack_REGFILE_WRITE_VALID_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4563.3-4901.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 4895 ],
            "Q": [ 2325 ]
          }
        },
        "memctrl_I.cf_wren_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:359.2-360.63|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5384 ],
            "Q": [ 5385 ]
          }
        },
        "memctrl_I.cf_wren_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5386 ],
            "I2": [ 5387 ],
            "I3": [ 5388 ],
            "O": [ 5384 ]
          }
        },
        "memctrl_I.cf_wren_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5389 ],
            "I1": [ 5385 ],
            "I2": [ 5386 ],
            "I3": [ 5390 ],
            "O": [ 5391 ]
          }
        },
        "memctrl_I.cf_wren_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:64.4-68.60|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5391 ],
            "E": [ 5392 ],
            "Q": [ 5386 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.cf_wren_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5393 ],
            "I2": [ 5394 ],
            "I3": [ 5395 ],
            "O": [ 5396 ]
          }
        },
        "memctrl_I.dly_si_dst.dl[0]_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:58.2-59.14|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5397 ],
            "Q": [ 5398 ]
          }
        },
        "memctrl_I.dly_si_dst.dl[0]_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:58.2-59.14|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5399 ],
            "Q": [ 5400 ]
          }
        },
        "memctrl_I.dly_si_dst.dl[1]_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:63.4-64.22|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5398 ],
            "Q": [ 5401 ]
          }
        },
        "memctrl_I.dly_si_dst.dl[1]_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:63.4-64.22|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5400 ],
            "Q": [ 5402 ]
          }
        },
        "memctrl_I.dly_si_dst.dl[2]_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:63.4-64.22|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5401 ],
            "Q": [ 646 ]
          }
        },
        "memctrl_I.dly_si_dst.dl[2]_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:63.4-64.22|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5402 ],
            "Q": [ 640 ]
          }
        },
        "memctrl_I.dly_si_mode.d_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:684.2-688.6|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5403 ],
            "E": [ 5390 ],
            "Q": [ 5404 ],
            "S": [ 5405 ]
          }
        },
        "memctrl_I.dly_si_mode.dl_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5406 ],
            "Q": [ 5407 ]
          }
        },
        "memctrl_I.dly_si_mode.dl_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5408 ],
            "Q": [ 5406 ]
          }
        },
        "memctrl_I.dly_si_mode.dl_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5404 ],
            "Q": [ 5408 ]
          }
        },
        "memctrl_I.dly_si_mode.q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5407 ],
            "Q": [ 5409 ]
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:337.2-339.29|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5410 ],
            "Q": [ 5411 ]
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:337.2-339.29|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5412 ],
            "Q": [ 5413 ]
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5413 ],
            "I2": [ 62 ],
            "I3": [ 5414 ],
            "O": [ 5412 ]
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 70 ],
            "I2": [ 5411 ],
            "I3": [ 5414 ],
            "O": [ 5410 ]
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 697 ],
            "I2": [ 469 ],
            "I3": [ 5415 ],
            "O": [ 5414 ]
          }
        },
        "memctrl_I.ectl_grant_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5416 ],
            "Q": [ 5389 ]
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5389 ],
            "I1": [ 5386 ],
            "I2": [ 5390 ],
            "I3": [ 5396 ],
            "O": [ 5417 ]
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5389 ],
            "I2": [ 5394 ],
            "I3": [ 5390 ],
            "O": [ 5418 ]
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5389 ],
            "I2": [ 5394 ],
            "I3": [ 5390 ],
            "O": [ 5419 ]
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I1_1_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 61 ],
            "E": [ 5392 ],
            "Q": [ 5420 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I1_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 68 ],
            "E": [ 5392 ],
            "Q": [ 5421 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5394 ],
            "I3": [ 5390 ],
            "O": [ 122 ]
          }
        },
        "memctrl_I.ectl_req_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:331.2-335.56|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5422 ],
            "Q": [ 5423 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.ectl_req_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 5423 ],
            "I2": [ 68 ],
            "I3": [ 5414 ],
            "O": [ 5422 ]
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.ce_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5389 ],
            "I1": [ 5385 ],
            "I2": [ 5386 ],
            "I3": [ 5424 ],
            "O": [ 5392 ]
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.ce_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 123 ],
            "I3": [ 124 ],
            "O": [ 463 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.ce_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 645 ],
            "I2": [ 642 ],
            "I3": [ 5425 ],
            "O": [ 644 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 267 ],
            "E": [ 644 ],
            "Q": [ 5426 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 268 ],
            "E": [ 644 ],
            "Q": [ 5427 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 265 ],
            "E": [ 644 ],
            "Q": [ 5428 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 266 ],
            "E": [ 644 ],
            "Q": [ 5429 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 223 ],
            "E": [ 644 ],
            "Q": [ 5430 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 224 ],
            "E": [ 644 ],
            "Q": [ 5431 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 210 ],
            "E": [ 644 ],
            "Q": [ 5432 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 211 ],
            "E": [ 644 ],
            "Q": [ 5433 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 277 ],
            "E": [ 644 ],
            "Q": [ 5434 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 221 ],
            "E": [ 644 ],
            "Q": [ 5435 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 222 ],
            "E": [ 644 ],
            "Q": [ 5436 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 280 ],
            "E": [ 644 ],
            "Q": [ 5437 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 269 ],
            "E": [ 644 ],
            "Q": [ 5438 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 271 ],
            "E": [ 644 ],
            "Q": [ 5439 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 225 ],
            "E": [ 644 ],
            "Q": [ 5440 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 270 ],
            "E": [ 644 ],
            "Q": [ 5441 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 212 ],
            "E": [ 644 ],
            "Q": [ 5442 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 213 ],
            "E": [ 644 ],
            "Q": [ 5443 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 214 ],
            "E": [ 644 ],
            "Q": [ 5444 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 215 ],
            "E": [ 644 ],
            "Q": [ 5445 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 278 ],
            "E": [ 644 ],
            "Q": [ 5446 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 279 ],
            "E": [ 644 ],
            "Q": [ 5447 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.pause_cnt_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:515.2-519.31|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5448 ],
            "Q": [ 5449 ],
            "R": [ 5450 ]
          }
        },
        "memctrl_I.pause_cnt_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5451 ],
            "O": [ 5450 ]
          }
        },
        "memctrl_I.pause_cnt_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:515.2-519.31|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5452 ],
            "Q": [ 5453 ],
            "S": [ 5450 ]
          }
        },
        "memctrl_I.pause_cnt_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:515.2-519.31|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5454 ],
            "Q": [ 5455 ],
            "S": [ 5450 ]
          }
        },
        "memctrl_I.pause_last_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:515.2-519.31|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5456 ],
            "Q": [ 5457 ],
            "R": [ 5450 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5457 ],
            "I2": [ "1" ],
            "I3": [ 5458 ],
            "O": [ 5456 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5459 ],
            "CO": [ 5458 ],
            "I0": [ 5453 ],
            "I1": [ "1" ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5455 ],
            "I2": [ "1" ],
            "I3": [ 5449 ],
            "O": [ 5454 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5453 ],
            "I2": [ "1" ],
            "I3": [ 5459 ],
            "O": [ 5452 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5449 ],
            "CO": [ 5459 ],
            "I0": [ 5455 ],
            "I1": [ "1" ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5449 ],
            "O": [ 5448 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 127 ],
            "I2": [ 5451 ],
            "I3": [ 5457 ],
            "O": [ 5460 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5461 ],
            "I1": [ 5462 ],
            "I2": [ 5451 ],
            "I3": [ 5457 ],
            "O": [ 5463 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5423 ],
            "I3": [ 5386 ],
            "O": [ 5464 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5423 ],
            "I1": [ 133 ],
            "I2": [ 5460 ],
            "I3": [ 5465 ],
            "O": [ 639 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 5393 ],
            "I2": [ 5424 ],
            "I3": [ 5466 ],
            "O": [ 5467 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 133 ],
            "I2": [ 647 ],
            "I3": [ 5468 ],
            "O": [ 5469 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 120 ],
            "I2": [ 5394 ],
            "I3": [ 5390 ],
            "O": [ 5468 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 5393 ],
            "I2": [ 5424 ],
            "I3": [ 463 ],
            "O": [ 5470 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5461 ],
            "I1": [ 127 ],
            "I2": [ 5462 ],
            "I3": [ 5471 ],
            "O": [ 5472 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 5394 ],
            "I2": [ 5395 ],
            "I3": [ 5390 ],
            "O": [ 5471 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5389 ],
            "I1": [ 127 ],
            "I2": [ 5464 ],
            "I3": [ 5473 ],
            "O": [ 5416 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5423 ],
            "I2": [ 133 ],
            "I3": [ 5465 ],
            "O": [ 5473 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5389 ],
            "I1": [ 127 ],
            "I2": [ 5464 ],
            "I3": [ 5463 ],
            "O": [ 5474 ]
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 120 ],
            "I2": [ 5395 ],
            "I3": [ 5390 ],
            "O": [ 5466 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:615.4-637.8|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5475 ],
            "Q": [ 5476 ],
            "S": [ 127 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:615.4-637.8|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5477 ],
            "Q": [ 5478 ],
            "S": [ 127 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5478 ],
            "I2": [ 5479 ],
            "I3": [ 5480 ],
            "O": [ 5477 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5476 ],
            "I2": [ 5479 ],
            "I3": [ 5481 ],
            "O": [ 5475 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5482 ],
            "I1": [ 5483 ],
            "I2": [ 5465 ],
            "I3": [ 5484 ],
            "O": [ 5481 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5413 ],
            "I2": [ 5423 ],
            "I3": [ 5485 ],
            "O": [ 5482 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5486 ],
            "I3": [ 5487 ],
            "O": [ 5485 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5411 ],
            "O": [ 5486 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5487 ],
            "CO": [ 5488 ],
            "I0": [ "0" ],
            "I1": [ 5486 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5423 ],
            "I3": [ 5488 ],
            "O": [ 5489 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 5462 ],
            "I3": [ 5451 ],
            "O": [ 5483 ]
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5413 ],
            "O": [ 5487 ]
          }
        },
        "memctrl_I.rf_overflow_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:447.2-448.73|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5490 ],
            "Q": [ 5491 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5491 ],
            "I2": [ 704 ],
            "I3": [ 5492 ],
            "O": [ 5493 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 276 ],
            "E": [ 644 ],
            "Q": [ 5492 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 5494 ],
            "I3": [ 5386 ],
            "O": [ 5495 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 5496 ],
            "I3": [ 645 ],
            "O": [ 5497 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 274 ],
            "E": [ 644 ],
            "Q": [ 5496 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5411 ],
            "I2": [ 704 ],
            "I3": [ 5498 ],
            "O": [ 5499 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 272 ],
            "E": [ 644 ],
            "Q": [ 5498 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5413 ],
            "I2": [ 704 ],
            "I3": [ 5500 ],
            "O": [ 5501 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 273 ],
            "E": [ 644 ],
            "Q": [ 5500 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5389 ],
            "I2": [ 704 ],
            "I3": [ 5502 ],
            "O": [ 5503 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_4_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 216 ],
            "E": [ 644 ],
            "Q": [ 5502 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5423 ],
            "I2": [ 704 ],
            "I3": [ 5504 ],
            "O": [ 5505 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 217 ],
            "E": [ 644 ],
            "Q": [ 5504 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 5506 ],
            "I3": [ 645 ],
            "O": [ 5507 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 275 ],
            "E": [ 644 ],
            "Q": [ 5506 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 5508 ],
            "I3": [ 5386 ],
            "O": [ 5509 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 220 ],
            "E": [ 644 ],
            "Q": [ 5508 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 133 ],
            "I3": [ 5510 ],
            "O": [ 5511 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_8_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 218 ],
            "E": [ 644 ],
            "Q": [ 5510 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 219 ],
            "E": [ 644 ],
            "Q": [ 5494 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.rf_overflow_clr_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:344.2-345.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5512 ],
            "Q": [ 5513 ]
          }
        },
        "memctrl_I.rf_overflow_clr_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 5414 ],
            "O": [ 5512 ]
          }
        },
        "memctrl_I.rf_overflow_clr_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5491 ],
            "I1": [ 5513 ],
            "I2": [ 645 ],
            "I3": [ 642 ],
            "O": [ 5490 ]
          }
        },
        "memctrl_I.rf_rden_arm_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:363.2-364.50|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5514 ],
            "Q": [ 5515 ]
          }
        },
        "memctrl_I.rf_rden_arm_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 469 ],
            "I3": [ 645 ],
            "O": [ 5514 ]
          }
        },
        "memctrl_I.rf_rden_arm_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5415 ],
            "I3": [ 5515 ],
            "O": [ 643 ]
          }
        },
        "memctrl_I.rf_rden_arm_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5415 ],
            "I3": [ 5515 ],
            "O": [ 5425 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5516 ],
            "Q": [ 267 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5517 ],
            "Q": [ 268 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5518 ],
            "Q": [ 265 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5519 ],
            "Q": [ 266 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5520 ],
            "Q": [ 223 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5521 ],
            "Q": [ 224 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5522 ],
            "Q": [ 210 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5523 ],
            "Q": [ 211 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5524 ],
            "Q": [ 274 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5525 ],
            "Q": [ 275 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5526 ],
            "Q": [ 276 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5527 ],
            "Q": [ 277 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5528 ],
            "Q": [ 269 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5529 ],
            "Q": [ 219 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5530 ],
            "Q": [ 220 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5531 ],
            "Q": [ 221 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5532 ],
            "Q": [ 222 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5533 ],
            "Q": [ 280 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5534 ],
            "Q": [ 271 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5535 ],
            "Q": [ 272 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5536 ],
            "Q": [ 273 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5537 ],
            "Q": [ 225 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5538 ],
            "Q": [ 216 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5539 ],
            "Q": [ 270 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5540 ],
            "Q": [ 217 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5541 ],
            "Q": [ 218 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5542 ],
            "Q": [ 212 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5543 ],
            "Q": [ 213 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5544 ],
            "Q": [ 214 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5545 ],
            "Q": [ 215 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5546 ],
            "Q": [ 278 ]
          }
        },
        "memctrl_I.si_data_n_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:773.2-782.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5547 ],
            "Q": [ 279 ]
          }
        },
        "memctrl_I.si_dst_1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:758.2-766.5|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5548 ],
            "Q": [ 5397 ],
            "R": [ 5549 ]
          }
        },
        "memctrl_I.si_dst_1_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:758.2-766.5|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5550 ],
            "Q": [ 5399 ],
            "R": [ 5549 ]
          }
        },
        "memctrl_I.si_dst_1_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5462 ],
            "I3": [ 5548 ],
            "O": [ 5550 ]
          }
        },
        "memctrl_I.si_dst_1_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5461 ],
            "I1": [ 5551 ],
            "I2": [ 5552 ],
            "I3": [ 5553 ],
            "O": [ 5549 ]
          }
        },
        "memctrl_I.so_cnt_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5554 ],
            "CO": [ 5555 ],
            "I0": [ 5556 ],
            "I1": [ "1" ]
          }
        },
        "memctrl_I.so_cnt_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5555 ],
            "CO": [ 5557 ],
            "I0": [ 5558 ],
            "I1": [ "1" ]
          }
        },
        "memctrl_I.so_cnt_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:691.2-695.33|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5559 ],
            "E": [ 5390 ],
            "Q": [ 5560 ]
          }
        },
        "memctrl_I.so_cnt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:691.2-695.33|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5561 ],
            "Q": [ 5558 ]
          }
        },
        "memctrl_I.so_cnt_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:691.2-695.33|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5562 ],
            "Q": [ 5556 ]
          }
        },
        "memctrl_I.so_cnt_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:691.2-695.33|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5563 ],
            "Q": [ 5554 ]
          }
        },
        "memctrl_I.so_cnt_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5564 ],
            "I2": [ 5424 ],
            "I3": [ 5565 ],
            "O": [ 5562 ]
          }
        },
        "memctrl_I.so_cnt_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5566 ],
            "I2": [ 5424 ],
            "I3": [ 5567 ],
            "O": [ 5561 ]
          }
        },
        "memctrl_I.so_cnt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5556 ],
            "I2": [ "1" ],
            "I3": [ 5554 ],
            "O": [ 5564 ]
          }
        },
        "memctrl_I.so_cnt_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5558 ],
            "I2": [ "1" ],
            "I3": [ 5555 ],
            "O": [ 5566 ]
          }
        },
        "memctrl_I.so_cnt_SB_LUT4_I1_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5554 ],
            "I2": [ 5424 ],
            "I3": [ 5568 ],
            "O": [ 5563 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5569 ],
            "Q": [ 5570 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5571 ],
            "Q": [ 5572 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5573 ],
            "Q": [ 5574 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5575 ],
            "Q": [ 5576 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5577 ],
            "Q": [ 5578 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5579 ],
            "Q": [ 5580 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5581 ],
            "Q": [ 5582 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5583 ],
            "Q": [ 5584 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5585 ],
            "Q": [ 5586 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5587 ],
            "Q": [ 5588 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5589 ],
            "Q": [ 5590 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5591 ],
            "Q": [ 5592 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5593 ],
            "Q": [ 5594 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5595 ],
            "Q": [ 5596 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5597 ],
            "Q": [ 5598 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5599 ],
            "Q": [ 5600 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5601 ],
            "Q": [ 5602 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5603 ],
            "Q": [ 5604 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5605 ],
            "Q": [ 5606 ]
          }
        },
        "memctrl_I.so_data_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5607 ],
            "Q": [ 5608 ]
          }
        },
        "memctrl_I.so_dst_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:684.2-688.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5395 ],
            "E": [ 5390 ],
            "Q": [ 5548 ],
            "R": [ 5609 ]
          }
        },
        "memctrl_I.so_dst_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:684.2-688.6|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5610 ],
            "E": [ 5390 ],
            "Q": [ 5552 ]
          }
        },
        "memctrl_I.so_last_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:691.2-695.33|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5611 ],
            "Q": [ 5553 ]
          }
        },
        "memctrl_I.so_last_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5424 ],
            "I1": [ 5553 ],
            "I2": [ 5568 ],
            "I3": [ 5557 ],
            "O": [ 5611 ]
          }
        },
        "memctrl_I.so_last_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5553 ],
            "I3": [ 5612 ],
            "O": [ 5613 ]
          }
        },
        "memctrl_I.so_last_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5461 ],
            "I3": [ 5553 ],
            "O": [ 5424 ]
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111101001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5393 ],
            "I1": [ 5614 ],
            "I2": [ 5615 ],
            "I3": [ 5616 ],
            "O": [ 5559 ]
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 5390 ],
            "I3": [ 5615 ],
            "O": [ 649 ]
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5393 ],
            "I3": [ 5615 ],
            "O": [ 5609 ]
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 699 ],
            "E": [ 5392 ],
            "Q": [ 5617 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5390 ],
            "I3": [ 5609 ],
            "O": [ 5618 ]
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 704 ],
            "E": [ 5392 ],
            "Q": [ 5619 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 5394 ],
            "I3": [ 5395 ],
            "O": [ 5615 ]
          }
        },
        "memctrl_I.so_ld_dst_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5395 ],
            "I2": [ 5617 ],
            "I3": [ 5609 ],
            "O": [ 5610 ]
          }
        },
        "memctrl_I.so_ld_now_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5461 ],
            "I3": [ 5553 ],
            "O": [ 5390 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:684.2-688.6|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5620 ],
            "E": [ 5390 ],
            "Q": [ 5551 ],
            "S": [ 5405 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5389 ],
            "I2": [ 5394 ],
            "I3": [ 5617 ],
            "O": [ 5620 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5389 ],
            "I1": [ 5393 ],
            "I2": [ 5395 ],
            "I3": [ 5621 ],
            "O": [ 5403 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 701 ],
            "E": [ 5392 ],
            "Q": [ 5621 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5621 ],
            "I3": [ 5617 ],
            "O": [ 5616 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 706 ],
            "E": [ 5392 ],
            "Q": [ 5614 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5614 ],
            "I1": [ 5619 ],
            "I2": [ 5616 ],
            "I3": [ 5618 ],
            "O": [ 5565 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5619 ],
            "I2": [ 5616 ],
            "I3": [ 5618 ],
            "O": [ 5567 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5619 ],
            "I2": [ 5616 ],
            "I3": [ 5618 ],
            "O": [ 5568 ]
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5389 ],
            "I3": [ 5396 ],
            "O": [ 5405 ]
          }
        },
        "memctrl_I.so_mode_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5551 ],
            "I3": [ 5390 ],
            "O": [ 5622 ]
          }
        },
        "memctrl_I.so_mode_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 5420 ],
            "I2": [ 5419 ],
            "I3": [ 5418 ],
            "O": [ 5623 ]
          }
        },
        "memctrl_I.so_mode_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 188 ],
            "I3": [ 122 ],
            "O": [ 5624 ]
          }
        },
        "memctrl_I.so_valid_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:677.2-681.66|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5625 ],
            "Q": [ 5461 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.so_valid_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 5465 ],
            "I3": [ 5417 ],
            "O": [ 5625 ]
          }
        },
        "memctrl_I.so_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 124 ],
            "O": [ 5465 ]
          }
        },
        "memctrl_I.state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5470 ],
            "Q": [ 5393 ]
          }
        },
        "memctrl_I.state_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5472 ],
            "Q": [ 5462 ]
          }
        },
        "memctrl_I.state_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5474 ],
            "Q": [ 5451 ]
          }
        },
        "memctrl_I.state_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5469 ],
            "Q": [ 5394 ]
          }
        },
        "memctrl_I.state_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5467 ],
            "Q": [ 5395 ]
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:314.2-326.5|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5626 ],
            "Q": [ 5415 ],
            "R": [ 5627 ]
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5386 ],
            "I2": [ 5387 ],
            "I3": [ 5628 ],
            "O": [ 5627 ]
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 697 ],
            "I1": [ 699 ],
            "I2": [ 645 ],
            "I3": [ 5629 ],
            "O": [ 5628 ]
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 701 ],
            "I1": [ 704 ],
            "I2": [ 469 ],
            "I3": [ 706 ],
            "O": [ 5629 ]
          }
        },
        "memctrl_I.wb_cyc_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:294.2-302.5|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5630 ],
            "Q": [ 5631 ],
            "R": [ 127 ]
          }
        },
        "memctrl_I.wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 689 ],
            "I1": [ 687 ],
            "I2": [ 5388 ],
            "I3": [ 5632 ],
            "O": [ 5630 ]
          }
        },
        "memctrl_I.wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 890 ],
            "I2": [ 892 ],
            "I3": [ 895 ],
            "O": [ 5632 ]
          }
        },
        "memctrl_I.wb_cyc_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5415 ],
            "I3": [ 5631 ],
            "O": [ 5388 ]
          }
        },
        "memctrl_I.wb_cyc_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5415 ],
            "I3": [ 5631 ],
            "O": [ 5626 ]
          }
        },
        "memctrl_I.wb_cyc_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 704 ],
            "I3": [ 5388 ],
            "O": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5426 ],
            "Q": [ 5634 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5427 ],
            "Q": [ 5635 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5428 ],
            "Q": [ 5636 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5429 ],
            "Q": [ 5637 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5430 ],
            "Q": [ 5638 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5431 ],
            "Q": [ 5639 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5432 ],
            "Q": [ 5640 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5433 ],
            "Q": [ 5641 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5434 ],
            "Q": [ 5642 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5435 ],
            "Q": [ 5643 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5436 ],
            "Q": [ 5644 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5437 ],
            "Q": [ 5645 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5438 ],
            "Q": [ 5646 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5439 ],
            "Q": [ 5647 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5440 ],
            "Q": [ 5648 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5497 ],
            "Q": [ 5649 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5507 ],
            "Q": [ 5650 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5493 ],
            "Q": [ 5651 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5495 ],
            "Q": [ 5652 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5509 ],
            "Q": [ 5653 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5499 ],
            "Q": [ 5654 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5501 ],
            "Q": [ 5655 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5503 ],
            "Q": [ 5656 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5441 ],
            "Q": [ 5657 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5505 ],
            "Q": [ 5658 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5511 ],
            "Q": [ 5659 ],
            "R": [ 5388 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5442 ],
            "Q": [ 5660 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5443 ],
            "Q": [ 5661 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5444 ],
            "Q": [ 5662 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5445 ],
            "Q": [ 5663 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5446 ],
            "Q": [ 5664 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.wb_rdata_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:373.2-377.52|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5447 ],
            "Q": [ 5665 ],
            "R": [ 5633 ]
          }
        },
        "memctrl_I.xfer_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 668 ],
            "E": [ 649 ],
            "Q": [ 652 ],
            "R": [ 133 ]
          }
        },
        "memctrl_I.xfer_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 667 ],
            "E": [ 649 ],
            "Q": [ 665 ],
            "R": [ 133 ]
          }
        },
        "memctrl_I.xfer_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 664 ],
            "E": [ 649 ],
            "Q": [ 662 ],
            "R": [ 133 ]
          }
        },
        "memctrl_I.xfer_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 661 ],
            "E": [ 649 ],
            "Q": [ 659 ],
            "R": [ 133 ]
          }
        },
        "memctrl_I.xfer_cnt_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 669 ],
            "E": [ 649 ],
            "Q": [ 654 ],
            "R": [ 133 ]
          }
        },
        "memctrl_I.xfer_cnt_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 658 ],
            "E": [ 649 ],
            "Q": [ 656 ],
            "S": [ 133 ]
          }
        },
        "memctrl_I.xfer_cnt_SB_DFFESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:506.2-510.29|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 655 ],
            "E": [ 649 ],
            "Q": [ 653 ],
            "S": [ 133 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010100000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5667 ],
            "Q": [ 5668 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010100001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5668 ],
            "Q": [ 5669 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010100010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5669 ],
            "Q": [ 5670 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010100011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5670 ],
            "Q": [ 5671 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[0].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5668 ],
            "E": [ 5672 ],
            "Q": [ 5673 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[1].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5669 ],
            "E": [ 5672 ],
            "Q": [ 5674 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[2].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5670 ],
            "E": [ 5672 ],
            "Q": [ 5675 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000010010010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[3].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5671 ],
            "E": [ 5672 ],
            "Q": [ 5676 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[0].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000011010000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[0].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5673 ],
            "Q": [ 5677 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000011010000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[1].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5674 ],
            "Q": [ 5678 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5679 ],
            "I2": [ 5678 ],
            "I3": [ 5409 ],
            "O": [ 5541 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 218 ],
            "I2": [ 277 ],
            "I3": [ 5409 ],
            "O": [ 5523 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 217 ],
            "I2": [ 276 ],
            "I3": [ 5409 ],
            "O": [ 5522 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 279 ],
            "I3": [ 5409 ],
            "O": [ 5543 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 278 ],
            "I3": [ 5409 ],
            "O": [ 5542 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 215 ],
            "I3": [ 5409 ],
            "O": [ 5539 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 214 ],
            "I3": [ 5409 ],
            "O": [ 5528 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 213 ],
            "I3": [ 5409 ],
            "O": [ 5517 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 212 ],
            "I3": [ 5409 ],
            "O": [ 5516 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 216 ],
            "I2": [ 275 ],
            "I3": [ 5409 ],
            "O": [ 5521 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ 274 ],
            "I3": [ 5409 ],
            "O": [ 5520 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 211 ],
            "I3": [ 5409 ],
            "O": [ 5519 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 210 ],
            "I3": [ 5409 ],
            "O": [ 5518 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 224 ],
            "I3": [ 5409 ],
            "O": [ 5547 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 280 ],
            "I2": [ 223 ],
            "I3": [ 5409 ],
            "O": [ 5546 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 266 ],
            "I3": [ 5409 ],
            "O": [ 5545 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 265 ],
            "I3": [ 5409 ],
            "O": [ 5544 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[2].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000011010000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[2].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5675 ],
            "Q": [ 5680 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[2].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 218 ],
            "I2": [ 5680 ],
            "I3": [ 5409 ],
            "O": [ 5536 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[3].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000011010000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[3].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5676 ],
            "Q": [ 5681 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[3].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 5681 ],
            "I3": [ 5409 ],
            "O": [ 5532 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[4].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000011010000100",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[4].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5677 ],
            "Q": [ 5682 ]
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[4].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 5682 ],
            "I3": [ 5409 ],
            "O": [ 5527 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5570 ],
            "I2": [ 5596 ],
            "I3": [ 5551 ],
            "O": [ 5683 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5683 ],
            "Q": [ 5684 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5685 ],
            "I2": [ 5594 ],
            "I3": [ 5551 ],
            "O": [ 5686 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5686 ],
            "Q": [ 5687 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5688 ],
            "I2": [ 5572 ],
            "I3": [ 5551 ],
            "O": [ 5689 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5689 ],
            "Q": [ 5690 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[3].dff_cap_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5691 ],
            "I2": [ 5570 ],
            "I3": [ 5551 ],
            "O": [ 5692 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5692 ],
            "Q": [ 5693 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5684 ],
            "I3": [ 5672 ],
            "O": [ 5694 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5694 ],
            "Q": [ 5695 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5695 ],
            "I2": [ 5687 ],
            "I3": [ 5672 ],
            "O": [ 5696 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5696 ],
            "Q": [ 5697 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5697 ],
            "I2": [ 5690 ],
            "I3": [ 5672 ],
            "O": [ 5698 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5698 ],
            "Q": [ 5699 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5699 ],
            "I2": [ 5693 ],
            "I3": [ 5672 ],
            "O": [ 5700 ]
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000000000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_o_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5700 ],
            "Q": [ 5701 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[0].dff_cap_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5461 ],
            "I2": [ 5404 ],
            "I3": [ 5551 ],
            "O": [ 5702 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5702 ],
            "Q": [ 5703 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5702 ],
            "Q": [ 5704 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5702 ],
            "Q": [ 5705 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5702 ],
            "Q": [ 5706 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5703 ],
            "I3": [ 5672 ],
            "O": [ 5707 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5707 ],
            "Q": [ 5708 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5708 ],
            "I2": [ 5704 ],
            "I3": [ 5672 ],
            "O": [ 5709 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5709 ],
            "Q": [ 5710 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5710 ],
            "I2": [ 5705 ],
            "I3": [ 5672 ],
            "O": [ 5711 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5711 ],
            "Q": [ 5712 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5712 ],
            "I2": [ 5706 ],
            "I3": [ 5672 ],
            "O": [ 5713 ]
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000000001000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5713 ],
            "Q": [ 5714 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010100000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5715 ],
            "Q": [ 5716 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010100001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5716 ],
            "Q": [ 5717 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010100010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5717 ],
            "Q": [ 5718 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010100011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5718 ],
            "Q": [ 5719 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[0].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5716 ],
            "E": [ 5672 ],
            "Q": [ 5720 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[1].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5717 ],
            "E": [ 5672 ],
            "Q": [ 5721 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[2].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5718 ],
            "E": [ 5672 ],
            "Q": [ 5722 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001010010010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[3].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5719 ],
            "E": [ 5672 ],
            "Q": [ 5723 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[0].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001011010000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[0].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5720 ],
            "Q": [ 5724 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[1].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001011010000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[1].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5721 ],
            "Q": [ 5679 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[2].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001011010000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[2].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5722 ],
            "Q": [ 5725 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[2].dff_scap_I.q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5725 ],
            "I2": [ 5679 ],
            "I3": [ 5409 ],
            "O": [ 5540 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[2].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 217 ],
            "I2": [ 5725 ],
            "I3": [ 5409 ],
            "O": [ 5535 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[3].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001011010000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[3].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5723 ],
            "Q": [ 5726 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[3].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 5726 ],
            "I3": [ 5409 ],
            "O": [ 5531 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[4].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001011010000100",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[4].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5724 ],
            "Q": [ 5727 ]
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[4].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 5727 ],
            "I3": [ 5409 ],
            "O": [ 5526 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5728 ],
            "Q": [ 5729 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5729 ],
            "I1": [ 5582 ],
            "I2": [ 5551 ],
            "I3": [ 5390 ],
            "O": [ 5730 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 5731 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5732 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 368 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5733 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 105 ],
            "E": [ 5392 ],
            "Q": [ 5731 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5729 ],
            "Q": [ 5734 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5735 ],
            "Q": [ 5736 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5736 ],
            "I1": [ 5574 ],
            "I2": [ 5551 ],
            "I3": [ 5390 ],
            "O": [ 5737 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5737 ],
            "I2": [ 5738 ],
            "I3": [ 5739 ],
            "O": [ 5740 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 5739 ],
            "O": [ 5741 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5594 ],
            "I1": [ 5742 ],
            "I2": [ 5622 ],
            "I3": [ 5418 ],
            "O": [ 5743 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 180 ],
            "I1": [ 5576 ],
            "I2": [ 5613 ],
            "I3": [ 122 ],
            "O": [ 5744 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 96 ],
            "E": [ 5392 ],
            "Q": [ 5742 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 5745 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5738 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 104 ],
            "E": [ 5392 ],
            "Q": [ 5745 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5736 ],
            "Q": [ 5746 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5740 ],
            "Q": [ 5747 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5747 ],
            "I1": [ 5602 ],
            "I2": [ 5551 ],
            "I3": [ 5390 ],
            "O": [ 5748 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5748 ],
            "I2": [ 5749 ],
            "I3": [ 5750 ],
            "O": [ 5751 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 5752 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5749 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 106 ],
            "E": [ 5392 ],
            "Q": [ 5752 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5747 ],
            "Q": [ 5753 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[3].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5751 ],
            "Q": [ 5685 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5685 ],
            "Q": [ 5754 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5734 ],
            "I3": [ 5672 ],
            "O": [ 5755 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5755 ],
            "Q": [ 5756 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5756 ],
            "I2": [ 5746 ],
            "I3": [ 5672 ],
            "O": [ 5757 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5757 ],
            "Q": [ 5758 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5758 ],
            "I2": [ 5753 ],
            "I3": [ 5672 ],
            "O": [ 5759 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5759 ],
            "Q": [ 5760 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5760 ],
            "I2": [ 5754 ],
            "I3": [ 5672 ],
            "O": [ 5761 ]
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001000000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_o_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5761 ],
            "Q": [ 5762 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[0].dff_cap_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5461 ],
            "I3": [ 5551 ],
            "O": [ 5612 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5763 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5764 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5765 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5766 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5763 ],
            "I3": [ 5672 ],
            "O": [ 5767 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5767 ],
            "Q": [ 5768 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5768 ],
            "I2": [ 5764 ],
            "I3": [ 5672 ],
            "O": [ 5769 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5769 ],
            "Q": [ 5770 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5770 ],
            "I2": [ 5765 ],
            "I3": [ 5672 ],
            "O": [ 5771 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5771 ],
            "Q": [ 5772 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5772 ],
            "I2": [ 5766 ],
            "I3": [ 5672 ],
            "O": [ 5773 ]
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000001001000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5773 ],
            "Q": [ 5774 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010100000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5775 ],
            "Q": [ 5776 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010100001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5776 ],
            "Q": [ 5777 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010100010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5777 ],
            "Q": [ 5778 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010100011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5778 ],
            "Q": [ 5779 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[0].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5776 ],
            "E": [ 5672 ],
            "Q": [ 5780 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[1].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5777 ],
            "E": [ 5672 ],
            "Q": [ 5781 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[2].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5778 ],
            "E": [ 5672 ],
            "Q": [ 5782 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010010010010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[3].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5779 ],
            "E": [ 5672 ],
            "Q": [ 5783 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[0].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010011010000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[0].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5780 ],
            "Q": [ 5784 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[1].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010011010000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[1].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5781 ],
            "Q": [ 5785 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5785 ],
            "I2": [ 5726 ],
            "I3": [ 5409 ],
            "O": [ 5538 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[2].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010011010000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[2].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5782 ],
            "Q": [ 5786 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[2].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 216 ],
            "I2": [ 5786 ],
            "I3": [ 5409 ],
            "O": [ 5534 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[3].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010011010000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[3].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5783 ],
            "Q": [ 5787 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[3].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 5787 ],
            "I3": [ 5409 ],
            "O": [ 5530 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[4].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010011010000100",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[4].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5784 ],
            "Q": [ 5788 ]
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[4].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 5788 ],
            "I3": [ 5409 ],
            "O": [ 5525 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5789 ],
            "Q": [ 5790 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 5790 ],
            "I2": [ 5622 ],
            "I3": [ 122 ],
            "O": [ 5791 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5580 ],
            "I1": [ 5792 ],
            "I2": [ 5613 ],
            "I3": [ 5418 ],
            "O": [ 5793 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 367 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5794 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 101 ],
            "E": [ 5392 ],
            "Q": [ 5792 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 97 ],
            "E": [ 5392 ],
            "Q": [ 5795 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5790 ],
            "Q": [ 5796 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5797 ],
            "Q": [ 5798 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5798 ],
            "I1": [ 182 ],
            "I2": [ 5622 ],
            "I3": [ 122 ],
            "O": [ 5799 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 100 ],
            "E": [ 5392 ],
            "Q": [ 5800 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5608 ],
            "I3": [ 5613 ],
            "O": [ 5801 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5798 ],
            "Q": [ 5802 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5803 ],
            "Q": [ 5804 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5804 ],
            "I1": [ 5600 ],
            "I2": [ 5551 ],
            "I3": [ 5390 ],
            "O": [ 5805 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5805 ],
            "I2": [ 5806 ],
            "I3": [ 5750 ],
            "O": [ 5807 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 193 ],
            "I1": [ 5421 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5589 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 194 ],
            "I1": [ 5808 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5587 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5809 ],
            "I1": [ 5418 ],
            "I2": [ 5810 ],
            "I3": [ 5811 ],
            "O": [ 5605 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 73 ],
            "E": [ 5392 ],
            "Q": [ 5809 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 5578 ],
            "I2": [ 5419 ],
            "I3": [ 5622 ],
            "O": [ 5811 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 191 ],
            "I3": [ 122 ],
            "O": [ 5810 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5812 ],
            "I1": [ 5418 ],
            "I2": [ 5813 ],
            "I3": [ 5814 ],
            "O": [ 5603 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 63 ],
            "E": [ 5392 ],
            "Q": [ 5812 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 159 ],
            "I1": [ 5576 ],
            "I2": [ 5419 ],
            "I3": [ 5622 ],
            "O": [ 5814 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 122 ],
            "O": [ 5813 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5815 ],
            "I1": [ 5418 ],
            "I2": [ 5816 ],
            "I3": [ 5817 ],
            "O": [ 5601 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 71 ],
            "E": [ 5392 ],
            "Q": [ 5815 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 5574 ],
            "I2": [ 5419 ],
            "I3": [ 5622 ],
            "O": [ 5817 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 258 ],
            "I3": [ 122 ],
            "O": [ 5816 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 122 ],
            "I2": [ 5818 ],
            "I3": [ 5819 ],
            "O": [ 5599 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5608 ],
            "I1": [ 5820 ],
            "I2": [ 5622 ],
            "I3": [ 5418 ],
            "O": [ 5819 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 365 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5818 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 67 ],
            "E": [ 5392 ],
            "Q": [ 5820 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 122 ],
            "I2": [ 5821 ],
            "I3": [ 5822 ],
            "O": [ 5597 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5606 ],
            "I1": [ 5823 ],
            "I2": [ 5622 ],
            "I3": [ 5418 ],
            "O": [ 5822 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 478 ],
            "I1": [ 364 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5821 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 75 ],
            "E": [ 5392 ],
            "Q": [ 5823 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5824 ],
            "I2": [ 5825 ],
            "I3": [ 5826 ],
            "O": [ 5595 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5604 ],
            "I1": [ 5551 ],
            "I2": [ 5592 ],
            "I3": [ 5390 ],
            "O": [ 5824 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 5827 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5826 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 95 ],
            "E": [ 5392 ],
            "Q": [ 5827 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 373 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5825 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5828 ],
            "I2": [ 5829 ],
            "I3": [ 5830 ],
            "O": [ 5728 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5590 ],
            "I1": [ 5831 ],
            "I2": [ 5613 ],
            "I3": [ 5418 ],
            "O": [ 5829 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 5602 ],
            "I2": [ 5622 ],
            "I3": [ 122 ],
            "O": [ 5830 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 372 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5828 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 103 ],
            "E": [ 5392 ],
            "Q": [ 5831 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5832 ],
            "I2": [ 5833 ],
            "I3": [ 5834 ],
            "O": [ 5789 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5588 ],
            "I1": [ 5835 ],
            "I2": [ 5613 ],
            "I3": [ 5418 ],
            "O": [ 5833 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 186 ],
            "I1": [ 5600 ],
            "I2": [ 5622 ],
            "I3": [ 122 ],
            "O": [ 5834 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 371 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5832 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 99 ],
            "E": [ 5392 ],
            "Q": [ 5835 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5836 ],
            "I2": [ 5837 ],
            "I3": [ 5838 ],
            "O": [ 5839 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5598 ],
            "I1": [ 5586 ],
            "I2": [ 5551 ],
            "I3": [ 5390 ],
            "O": [ 5836 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 187 ],
            "I1": [ 5840 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5838 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 107 ],
            "E": [ 5392 ],
            "Q": [ 5840 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 370 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5837 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5841 ],
            "I2": [ 5842 ],
            "I3": [ 5843 ],
            "O": [ 5593 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5584 ],
            "I1": [ 5795 ],
            "I2": [ 5613 ],
            "I3": [ 5418 ],
            "O": [ 5842 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 5596 ],
            "I2": [ 5622 ],
            "I3": [ 122 ],
            "O": [ 5843 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 369 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5841 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 64 ],
            "E": [ 5392 ],
            "Q": [ 5808 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 5844 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5585 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5730 ],
            "I2": [ 5733 ],
            "I3": [ 5732 ],
            "O": [ 5735 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5794 ],
            "I2": [ 5793 ],
            "I3": [ 5791 ],
            "O": [ 5797 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5845 ],
            "I2": [ 5846 ],
            "I3": [ 5847 ],
            "O": [ 5848 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5743 ],
            "I2": [ 5744 ],
            "I3": [ 5741 ],
            "O": [ 5571 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5800 ],
            "I1": [ 5418 ],
            "I2": [ 5801 ],
            "I3": [ 5799 ],
            "O": [ 5803 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5572 ],
            "I1": [ 5622 ],
            "I2": [ 5849 ],
            "I3": [ 5850 ],
            "O": [ 5569 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 5851 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5850 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5604 ],
            "I3": [ 5613 ],
            "O": [ 5849 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 98 ],
            "E": [ 5392 ],
            "Q": [ 5851 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5852 ],
            "I2": [ 5853 ],
            "I3": [ 5750 ],
            "O": [ 5854 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 5855 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5591 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 60 ],
            "E": [ 5392 ],
            "Q": [ 5855 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 72 ],
            "E": [ 5392 ],
            "Q": [ 5844 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 261 ],
            "I2": [ 122 ],
            "I3": [ 5856 ],
            "O": [ 5583 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5592 ],
            "I1": [ 5857 ],
            "I2": [ 5622 ],
            "I3": [ 5418 ],
            "O": [ 5856 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 62 ],
            "E": [ 5392 ],
            "Q": [ 5857 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5858 ],
            "I1": [ 5418 ],
            "I2": [ 5859 ],
            "I3": [ 5860 ],
            "O": [ 5581 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 70 ],
            "E": [ 5392 ],
            "Q": [ 5858 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 5590 ],
            "I2": [ 5419 ],
            "I3": [ 5622 ],
            "O": [ 5860 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 262 ],
            "I3": [ 122 ],
            "O": [ 5859 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5588 ],
            "I1": [ 5622 ],
            "I2": [ 5861 ],
            "I3": [ 5862 ],
            "O": [ 5579 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 5863 ],
            "I2": [ 5419 ],
            "I3": [ 5418 ],
            "O": [ 5862 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 122 ],
            "O": [ 5861 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 66 ],
            "E": [ 5392 ],
            "Q": [ 5863 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5864 ],
            "I1": [ 5418 ],
            "I2": [ 5865 ],
            "I3": [ 5866 ],
            "O": [ 5577 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 74 ],
            "E": [ 5392 ],
            "Q": [ 5864 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 5586 ],
            "I2": [ 5419 ],
            "I3": [ 5622 ],
            "O": [ 5866 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 264 ],
            "I3": [ 122 ],
            "O": [ 5865 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5584 ],
            "I1": [ 5622 ],
            "I2": [ 5624 ],
            "I3": [ 5623 ],
            "O": [ 5575 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5582 ],
            "I1": [ 5622 ],
            "I2": [ 5867 ],
            "I3": [ 5868 ],
            "O": [ 5573 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 5869 ],
            "I2": [ 5419 ],
            "I3": [ 5418 ],
            "O": [ 5868 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 189 ],
            "I3": [ 122 ],
            "O": [ 5867 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 69 ],
            "E": [ 5392 ],
            "Q": [ 5869 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5870 ],
            "I1": [ 5418 ],
            "I2": [ 5871 ],
            "I3": [ 5872 ],
            "O": [ 5607 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 65 ],
            "E": [ 5392 ],
            "Q": [ 5870 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 5580 ],
            "I2": [ 5419 ],
            "I3": [ 5622 ],
            "O": [ 5872 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 190 ],
            "I3": [ 122 ],
            "O": [ 5871 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 251 ],
            "I1": [ 5873 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5806 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 102 ],
            "E": [ 5392 ],
            "Q": [ 5873 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5804 ],
            "Q": [ 5874 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[3].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5807 ],
            "Q": [ 5688 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5688 ],
            "Q": [ 5875 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5796 ],
            "I3": [ 5672 ],
            "O": [ 5876 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5876 ],
            "Q": [ 5877 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5877 ],
            "I2": [ 5802 ],
            "I3": [ 5672 ],
            "O": [ 5878 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5878 ],
            "Q": [ 5879 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5879 ],
            "I2": [ 5874 ],
            "I3": [ 5672 ],
            "O": [ 5880 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5880 ],
            "Q": [ 5881 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5881 ],
            "I2": [ 5875 ],
            "I3": [ 5672 ],
            "O": [ 5882 ]
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010000000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_o_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5882 ],
            "Q": [ 5883 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5884 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5885 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5886 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5887 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5884 ],
            "I3": [ 5672 ],
            "O": [ 5888 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5888 ],
            "Q": [ 5889 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5889 ],
            "I2": [ 5885 ],
            "I3": [ 5672 ],
            "O": [ 5890 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5890 ],
            "Q": [ 5891 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5891 ],
            "I2": [ 5886 ],
            "I3": [ 5672 ],
            "O": [ 5892 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5892 ],
            "Q": [ 5893 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5893 ],
            "I2": [ 5887 ],
            "I3": [ 5672 ],
            "O": [ 5894 ]
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000010001000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5894 ],
            "Q": [ 5895 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010100000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5896 ],
            "Q": [ 5897 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010100001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5897 ],
            "Q": [ 5898 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010100010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5898 ],
            "Q": [ 5899 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010100011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5899 ],
            "Q": [ 5900 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[0].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5897 ],
            "E": [ 5672 ],
            "Q": [ 5901 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[1].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5898 ],
            "E": [ 5672 ],
            "Q": [ 5902 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[2].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5899 ],
            "E": [ 5672 ],
            "Q": [ 5903 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011010010010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[3].dff_shift_I genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:50.12-55.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5900 ],
            "E": [ 5672 ],
            "Q": [ 5904 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[0].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011011010000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[0].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5901 ],
            "Q": [ 5905 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[1].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011011010000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[1].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5902 ],
            "Q": [ 5906 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5906 ],
            "I2": [ 5727 ],
            "I3": [ 5409 ],
            "O": [ 5537 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[2].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011011010000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[2].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5903 ],
            "Q": [ 5907 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[2].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ 5907 ],
            "I3": [ 5409 ],
            "O": [ 5533 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[3].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011011010000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[3].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5904 ],
            "Q": [ 5908 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[3].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 280 ],
            "I2": [ 5908 ],
            "I3": [ 5409 ],
            "O": [ 5529 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[4].dff_scap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011011010000100",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[4].dff_scap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5905 ],
            "Q": [ 5909 ]
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[4].dff_scap_I.q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 5909 ],
            "I3": [ 5409 ],
            "O": [ 5524 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5839 ],
            "Q": [ 5910 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 5910 ],
            "I2": [ 5622 ],
            "I3": [ 122 ],
            "O": [ 5846 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5578 ],
            "I1": [ 5911 ],
            "I2": [ 5613 ],
            "I3": [ 5418 ],
            "O": [ 5847 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 482 ],
            "I1": [ 366 ],
            "I2": [ 647 ],
            "I3": [ 5419 ],
            "O": [ 5845 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 109 ],
            "E": [ 5392 ],
            "Q": [ 5911 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5910 ],
            "Q": [ 5912 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5848 ],
            "Q": [ 5913 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5913 ],
            "I1": [ 5914 ],
            "I2": [ 5622 ],
            "I3": [ 5418 ],
            "O": [ 5915 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 108 ],
            "E": [ 5392 ],
            "Q": [ 5914 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5915 ],
            "I2": [ 5916 ],
            "I3": [ 5741 ],
            "O": [ 5917 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 183 ],
            "I1": [ 5606 ],
            "I2": [ 5613 ],
            "I3": [ 122 ],
            "O": [ 5916 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5913 ],
            "Q": [ 5918 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5917 ],
            "Q": [ 5919 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5919 ],
            "I1": [ 5598 ],
            "I2": [ 5551 ],
            "I3": [ 5390 ],
            "O": [ 5852 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 5920 ],
            "I2": [ 5418 ],
            "I3": [ 122 ],
            "O": [ 5853 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 123 ],
            "I1": [ 124 ],
            "I2": [ 5419 ],
            "I3": [ 5484 ],
            "O": [ 5750 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5921 ],
            "I3": [ 5922 ],
            "O": [ 5484 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5419 ],
            "I3": [ 5921 ],
            "O": [ 5739 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 480 ],
            "I2": [ 362 ],
            "I3": [ 647 ],
            "O": [ 5921 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 5922 ],
            "CO": [ 5923 ],
            "I0": [ "0" ],
            "I1": [ 5921 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5489 ],
            "I1": [ 5483 ],
            "I2": [ 5465 ],
            "I3": [ 5923 ],
            "O": [ 5480 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5461 ],
            "I1": [ 133 ],
            "I2": [ 5462 ],
            "I3": [ 5451 ],
            "O": [ 5479 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 481 ],
            "I2": [ 363 ],
            "I3": [ 647 ],
            "O": [ 5922 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:57.4-61.49|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 110 ],
            "E": [ 5392 ],
            "Q": [ 5920 ],
            "R": [ 127 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5919 ],
            "Q": [ 5924 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[3].dff_cap_I.d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:700.2-711.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5854 ],
            "Q": [ 5691 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5691 ],
            "Q": [ 5925 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5912 ],
            "I3": [ 5672 ],
            "O": [ 5926 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5926 ],
            "Q": [ 5927 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5927 ],
            "I2": [ 5918 ],
            "I3": [ 5672 ],
            "O": [ 5928 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5928 ],
            "Q": [ 5929 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5929 ],
            "I2": [ 5924 ],
            "I3": [ 5672 ],
            "O": [ 5930 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5930 ],
            "Q": [ 5931 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5931 ],
            "I2": [ 5925 ],
            "I3": [ 5672 ],
            "O": [ 5932 ]
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011000000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_o_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5932 ],
            "Q": [ 5933 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5934 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5935 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5936 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5612 ],
            "Q": [ 5937 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5934 ],
            "I3": [ 5672 ],
            "O": [ 5938 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5938 ],
            "Q": [ 5939 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5939 ],
            "I2": [ 5935 ],
            "I3": [ 5672 ],
            "O": [ 5940 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5940 ],
            "Q": [ 5941 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5941 ],
            "I2": [ 5936 ],
            "I3": [ 5672 ],
            "O": [ 5942 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5942 ],
            "Q": [ 5943 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5943 ],
            "I2": [ 5937 ],
            "I3": [ 5672 ],
            "O": [ 5944 ]
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000011001000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5944 ],
            "Q": [ 5945 ]
          }
        },
        "phy_I.genblk2.iob_clk_I": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010011",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "phy_I genblk2.iob_clk_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:147.6-152.5"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ "0" ],
            "D_OUT_1": [ 5946 ],
            "OUTPUT_CLK": [ 5666 ],
            "PACKAGE_PIN": [ 6 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[0].dff_cap_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5461 ],
            "I2": [ 5560 ],
            "I3": [ 5553 ],
            "O": [ 5947 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[0].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000000000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[0].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5947 ],
            "Q": [ 5948 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[1].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000000001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[1].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5947 ],
            "Q": [ 5949 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[2].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000000010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[2].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5461 ],
            "Q": [ 5950 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[3].dff_cap_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000000011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[3].dff_cap_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5461 ],
            "Q": [ 5951 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[0].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5948 ],
            "I3": [ 5672 ],
            "O": [ 5952 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[0].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000010000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[0].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5952 ],
            "Q": [ 5953 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[1].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5953 ],
            "I2": [ 5949 ],
            "I3": [ 5672 ],
            "O": [ 5954 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[1].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000010001",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[1].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5954 ],
            "Q": [ 5955 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[2].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5955 ],
            "I2": [ 5950 ],
            "I3": [ 5672 ],
            "O": [ 5956 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[2].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000010010",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[2].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5956 ],
            "Q": [ 5957 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[3].dff_shift_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5957 ],
            "I2": [ 5951 ],
            "I3": [ 5672 ],
            "O": [ 5958 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[3].dff_shift_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000010011",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[3].dff_shift_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5958 ],
            "Q": [ 5959 ]
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk3.dff_out_I.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "BEL": " ",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "00000000000000000100000000100000",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "phy_I genblk2.osd_clk_I genblk3.dff_out_I genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:32.11-36.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5959 ],
            "Q": [ 5946 ]
          }
        },
        "phy_I.genblk3.iob_spi_cs_I[0]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "011011",
            "PULLUP": "1"
          },
          "attributes": {
            "hdlname": "phy_I genblk3.iob_spi_cs_I[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:174.6-177.5"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 5960 ],
            "PACKAGE_PIN": [ 7 ]
          }
        },
        "phy_I.genblk3.iob_spi_cs_I[1]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "011011",
            "PULLUP": "1"
          },
          "attributes": {
            "hdlname": "phy_I genblk3.iob_spi_cs_I[1]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:174.6-177.5"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 5961 ],
            "PACKAGE_PIN": [ 8 ]
          }
        },
        "phy_I.iob_cs_o_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:163.4-164.26|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5476 ],
            "Q": [ 5961 ]
          }
        },
        "phy_I.iob_cs_o_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:163.4-164.26|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5478 ],
            "Q": [ 5960 ]
          }
        },
        "phy_I.iob_spi_io_I[0]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "110100",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "phy_I iob_spi_io_I[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:111.4-119.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_IN_1": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 5962 ],
            "D_IN_1": [ 5667 ],
            "D_OUT_0": [ 5701 ],
            "INPUT_CLK": [ 5666 ],
            "OUTPUT_CLK": [ 5666 ],
            "OUTPUT_ENABLE": [ 5714 ],
            "PACKAGE_PIN": [ 2 ]
          }
        },
        "phy_I.iob_spi_io_I[1]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "110100",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "phy_I iob_spi_io_I[1]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:111.4-119.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_IN_1": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 5963 ],
            "D_IN_1": [ 5715 ],
            "D_OUT_0": [ 5762 ],
            "INPUT_CLK": [ 5666 ],
            "OUTPUT_CLK": [ 5666 ],
            "OUTPUT_ENABLE": [ 5774 ],
            "PACKAGE_PIN": [ 3 ]
          }
        },
        "phy_I.iob_spi_io_I[2]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "110100",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "phy_I iob_spi_io_I[2]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:111.4-119.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_IN_1": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 5964 ],
            "D_IN_1": [ 5775 ],
            "D_OUT_0": [ 5883 ],
            "INPUT_CLK": [ 5666 ],
            "OUTPUT_CLK": [ 5666 ],
            "OUTPUT_ENABLE": [ 5895 ],
            "PACKAGE_PIN": [ 4 ]
          }
        },
        "phy_I.iob_spi_io_I[3]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "110100",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "phy_I iob_spi_io_I[3]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:111.4-119.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_IN_1": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 5965 ],
            "D_IN_1": [ 5896 ],
            "D_OUT_0": [ 5933 ],
            "INPUT_CLK": [ 5666 ],
            "OUTPUT_CLK": [ 5666 ],
            "OUTPUT_ENABLE": [ 5945 ],
            "PACKAGE_PIN": [ 5 ]
          }
        },
        "rgb_I.led_I": {
          "hide_name": 0,
          "type": "SB_LEDDA_IP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "rgb_I led_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:47.14-68.3"
          },
          "port_directions": {
            "LEDDADDR0": "input",
            "LEDDADDR1": "input",
            "LEDDADDR2": "input",
            "LEDDADDR3": "input",
            "LEDDCLK": "input",
            "LEDDCS": "input",
            "LEDDDAT0": "input",
            "LEDDDAT1": "input",
            "LEDDDAT2": "input",
            "LEDDDAT3": "input",
            "LEDDDAT4": "input",
            "LEDDDAT5": "input",
            "LEDDDAT6": "input",
            "LEDDDAT7": "input",
            "LEDDDEN": "input",
            "LEDDEXE": "input",
            "LEDDON": "output",
            "PWMOUT0": "output",
            "PWMOUT1": "output",
            "PWMOUT2": "output"
          },
          "connections": {
            "LEDDADDR0": [ 706 ],
            "LEDDADDR1": [ 704 ],
            "LEDDADDR2": [ 701 ],
            "LEDDADDR3": [ 699 ],
            "LEDDCLK": [ 42 ],
            "LEDDCS": [ 5387 ],
            "LEDDDAT0": [ 60 ],
            "LEDDDAT1": [ 68 ],
            "LEDDDAT2": [ 64 ],
            "LEDDDAT3": [ 72 ],
            "LEDDDAT4": [ 62 ],
            "LEDDDAT5": [ 70 ],
            "LEDDDAT6": [ 66 ],
            "LEDDDAT7": [ 74 ],
            "LEDDDEN": [ 5966 ],
            "LEDDEXE": [ 5967 ],
            "LEDDON": [ ],
            "PWMOUT0": [ 5968 ],
            "PWMOUT1": [ 5969 ],
            "PWMOUT2": [ 5970 ]
          }
        },
        "rgb_I.led_I_LEDDCS_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 697 ],
            "I3": [ 469 ],
            "O": [ 5387 ]
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:94.2-98.30|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5971 ],
            "Q": [ 5972 ],
            "R": [ 127 ]
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:94.2-98.30|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5973 ],
            "Q": [ 5974 ],
            "R": [ 127 ]
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 5974 ],
            "I3": [ 5975 ],
            "O": [ 5973 ]
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:94.2-98.30|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5976 ],
            "Q": [ 5967 ],
            "R": [ 127 ]
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 5967 ],
            "I3": [ 5975 ],
            "O": [ 5976 ]
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 5972 ],
            "I3": [ 5975 ],
            "O": [ 5971 ]
          }
        },
        "rgb_I.rgb_drv_I": {
          "hide_name": 0,
          "type": "SB_RGBA_DRV",
          "parameters": {
            "CURRENT_MODE": "0b1",
            "RGB0_CURRENT": "0b000001",
            "RGB1_CURRENT": "0b000001",
            "RGB2_CURRENT": "0b000001"
          },
          "attributes": {
            "hdlname": "rgb_I rgb_drv_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:79.4-88.3"
          },
          "port_directions": {
            "CURREN": "input",
            "RGB0": "output",
            "RGB0PWM": "input",
            "RGB1": "output",
            "RGB1PWM": "input",
            "RGB2": "output",
            "RGB2PWM": "input",
            "RGBLEDEN": "input"
          },
          "connections": {
            "CURREN": [ 5972 ],
            "RGB0": [ 28 ],
            "RGB0PWM": [ 5968 ],
            "RGB1": [ 29 ],
            "RGB1PWM": [ 5969 ],
            "RGB2": [ 30 ],
            "RGB2PWM": [ 5970 ],
            "RGBLEDEN": [ 5974 ]
          }
        },
        "rgb_I.wb_ack_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:294.2-302.5|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 5977 ],
            "Q": [ 5966 ],
            "R": [ 127 ]
          }
        },
        "rgb_I.wb_ack_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 687 ],
            "I3": [ 5978 ],
            "O": [ 5977 ]
          }
        },
        "rgb_I.wb_ack_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 689 ],
            "I3": [ 5632 ],
            "O": [ 5978 ]
          }
        },
        "rgb_I.wb_ack_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5966 ],
            "I1": [ 5979 ],
            "I2": [ 5980 ],
            "I3": [ 5415 ],
            "O": [ 938 ]
          }
        },
        "rgb_I.wb_ack_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 697 ],
            "I2": [ 5966 ],
            "I3": [ 469 ],
            "O": [ 5975 ]
          }
        },
        "sys_mgr_I.crg_I.clk_div_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:74.2-78.36|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5981 ],
            "Q": [ 5982 ],
            "R": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.clk_div_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5982 ],
            "I2": [ 5984 ],
            "I3": [ 5985 ],
            "O": [ 5981 ]
          }
        },
        "sys_mgr_I.crg_I.clk_div_SB_LUT4_I1_I2_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:74.2-78.36|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5986 ],
            "Q": [ 5984 ],
            "R": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.clk_div_SB_LUT4_I1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5984 ],
            "I3": [ 5985 ],
            "O": [ 5986 ]
          }
        },
        "sys_mgr_I.crg_I.gbuf_1x_I": {
          "hide_name": 0,
          "type": "SB_GB",
          "parameters": {
          },
          "attributes": {
            "BEL": "X12/Y0/gb",
            "hdlname": "sys_mgr_I crg_I gbuf_1x_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:94.8-97.3"
          },
          "port_directions": {
            "GLOBAL_BUFFER_OUTPUT": "output",
            "USER_SIGNAL_TO_GLOBAL_BUFFER": "input"
          },
          "connections": {
            "GLOBAL_BUFFER_OUTPUT": [ 42 ],
            "USER_SIGNAL_TO_GLOBAL_BUFFER": [ 5982 ]
          }
        },
        "sys_mgr_I.crg_I.gbuf_rst_I": {
          "hide_name": 0,
          "type": "SB_GB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "sys_mgr_I crg_I gbuf_rst_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:64.8-67.3"
          },
          "port_directions": {
            "GLOBAL_BUFFER_OUTPUT": "output",
            "USER_SIGNAL_TO_GLOBAL_BUFFER": "input"
          },
          "connections": {
            "GLOBAL_BUFFER_OUTPUT": [ 127 ],
            "USER_SIGNAL_TO_GLOBAL_BUFFER": [ 5987 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 5988 ],
            "O": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5989 ],
            "Q": [ 5990 ],
            "R": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5991 ],
            "Q": [ 5992 ],
            "R": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5993 ],
            "Q": [ 5994 ],
            "R": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5985 ],
            "I1": [ 5990 ],
            "I2": [ 5994 ],
            "I3": [ 5992 ],
            "O": [ 5993 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5985 ],
            "I1": [ 5990 ],
            "I2": [ 5994 ],
            "I3": [ 5992 ],
            "O": [ 5989 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5985 ],
            "I1": [ 5990 ],
            "I2": [ 5994 ],
            "I3": [ 5992 ],
            "O": [ 5991 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFS_S": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5995 ],
            "Q": [ 5985 ],
            "S": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFS_S_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5985 ],
            "I1": [ 5990 ],
            "I2": [ 5994 ],
            "I3": [ 5992 ],
            "O": [ 5995 ]
          }
        },
        "sys_mgr_I.crg_I.rst_i_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:57.2-61.31|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5996 ],
            "Q": [ 5987 ],
            "S": [ 5983 ]
          }
        },
        "sys_mgr_I.crg_I.rst_i_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5985 ],
            "I1": [ 5990 ],
            "I2": [ 5994 ],
            "I3": [ 5992 ],
            "O": [ 5996 ]
          }
        },
        "sys_mgr_I.pll_I": {
          "hide_name": 0,
          "type": "SB_PLL40_2F_PAD",
          "parameters": {
            "DELAY_ADJUSTMENT_MODE_RELATIVE": "DYNAMIC",
            "DIVF": "1000010",
            "DIVQ": "011",
            "DIVR": "0000",
            "FDA_RELATIVE": "00000000000000000000000000001111",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001",
            "PLLOUT_SELECT_PORTA": "GENCLK",
            "PLLOUT_SELECT_PORTB": "GENCLK",
            "SHIFTREG_DIV_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "sys_mgr_I pll_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/sysmgr.v:33.4-40.3"
          },
          "port_directions": {
            "DYNAMICDELAY": "input",
            "LOCK": "output",
            "PACKAGEPIN": "input",
            "PLLOUTGLOBALA": "output",
            "PLLOUTGLOBALB": "output",
            "RESETB": "input"
          },
          "connections": {
            "DYNAMICDELAY": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LOCK": [ 5988 ],
            "PACKAGEPIN": [ 31 ],
            "PLLOUTGLOBALA": [ ],
            "PLLOUTGLOBALB": [ 5666 ],
            "RESETB": [ "1" ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt0_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5997 ],
            "I3": [ 5998 ],
            "O": [ 5999 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt0_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc1",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt0_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 5999 ],
            "Q": [ 5997 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt1_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6000 ],
            "I2": [ 5997 ],
            "I3": [ 5998 ],
            "O": [ 6001 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt1_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc2",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt1_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 6001 ],
            "Q": [ 6000 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge0_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6002 ],
            "I2": [ 6003 ],
            "I3": [ 6004 ],
            "O": [ 6005 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge0_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc5",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_edge0_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 6005 ],
            "Q": [ 6002 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge1_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5998 ],
            "I1": [ 6002 ],
            "I2": [ 6003 ],
            "I3": [ 6004 ],
            "O": [ 6006 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge1_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc4",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_edge1_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 6006 ],
            "Q": [ 5998 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp0_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc7",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_samp0_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 42 ],
            "Q": [ 6004 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp1_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc6",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_samp1_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 6004 ],
            "Q": [ 6003 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync0_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc0",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_sync0_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 6007 ],
            "Q": [ 5672 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync1_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL": "X20/Y4/lc3",
            "SERDES_ATTR": " ",
            "SERDES_GRP": "11111111111111111111111111111111",
            "dont_touch": "00000000000000000000000000000001",
            "hdlname": "sys_mgr_I sync_96m_I ff_sync1_I genblk1.genblk1.genblk1.genblk1.genblk1.dff_I",
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:70.12-75.5"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 5666 ],
            "D": [ 6008 ],
            "Q": [ 6009 ],
            "R": [ 127 ]
          }
        },
        "sys_mgr_I.sync_96m_I.lut_sync_I[0]": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "00000000000000000000010000000000"
          },
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I lut_sync_I[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:116.4-122.3"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5998 ],
            "I2": [ 5997 ],
            "I3": [ 6000 ],
            "O": [ 6007 ]
          }
        },
        "sys_mgr_I.sync_96m_I.lut_sync_I[1]": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "00000000000000000000010000000000"
          },
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I lut_sync_I[1]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:116.4-122.3"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5998 ],
            "I2": [ 5997 ],
            "I3": [ 6000 ],
            "O": [ 6008 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 73 ],
            "E": [ 6010 ],
            "Q": [ 6011 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 65 ],
            "E": [ 6010 ],
            "Q": [ 6012 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 68 ],
            "E": [ 6010 ],
            "Q": [ 6013 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 60 ],
            "E": [ 6010 ],
            "Q": [ 6014 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 69 ],
            "E": [ 6010 ],
            "Q": [ 6015 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 61 ],
            "E": [ 6010 ],
            "Q": [ 6016 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 74 ],
            "E": [ 6010 ],
            "Q": [ 6017 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 66 ],
            "E": [ 6010 ],
            "Q": [ 6018 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 70 ],
            "E": [ 6010 ],
            "Q": [ 6019 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 62 ],
            "E": [ 6010 ],
            "Q": [ 6020 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 72 ],
            "E": [ 6010 ],
            "Q": [ 6021 ]
          }
        },
        "uart_I.uart_div_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:193.2-195.40|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 64 ],
            "E": [ 6010 ],
            "Q": [ 6022 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:88.2-92.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6023 ],
            "E": [ 6024 ],
            "Q": [ 6025 ],
            "R": [ 6026 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:88.2-92.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6027 ],
            "E": [ 6024 ],
            "Q": [ 6028 ],
            "R": [ 6026 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:88.2-92.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6029 ],
            "E": [ 6024 ],
            "Q": [ 6030 ],
            "R": [ 6026 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:88.2-92.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6031 ],
            "E": [ 6024 ],
            "Q": [ 6032 ],
            "R": [ 6026 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:88.2-92.27|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6033 ],
            "E": [ 6024 ],
            "Q": [ 6034 ],
            "S": [ 6026 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6034 ],
            "I2": [ "1" ],
            "I3": [ 6035 ],
            "O": [ 6033 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6025 ],
            "I2": [ "1" ],
            "I3": [ 6036 ],
            "O": [ 6023 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6035 ],
            "CO": [ 6036 ],
            "I0": [ 6034 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6030 ],
            "I2": [ "1" ],
            "I3": [ 6032 ],
            "O": [ 6029 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6028 ],
            "I2": [ "1" ],
            "I3": [ 6037 ],
            "O": [ 6027 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6032 ],
            "CO": [ 6037 ],
            "I0": [ 6030 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6032 ],
            "O": [ 6031 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6037 ],
            "CO": [ 6035 ],
            "I0": [ 6028 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6038 ],
            "I3": [ 6039 ],
            "O": [ 6024 ]
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6039 ],
            "O": [ 6026 ]
          }
        },
        "uart_I.uart_rx_I.ce_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6040 ],
            "Q": [ 6038 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6041 ],
            "Q": [ 6042 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6043 ],
            "Q": [ 6044 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6045 ],
            "Q": [ 6046 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6047 ],
            "Q": [ 6048 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6049 ],
            "Q": [ 6050 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6051 ],
            "Q": [ 6052 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6053 ],
            "Q": [ 6054 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6055 ],
            "Q": [ 6056 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6057 ],
            "Q": [ 6058 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6059 ],
            "Q": [ 6060 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6061 ],
            "Q": [ 6062 ]
          }
        },
        "uart_I.uart_rx_I.div_cnt_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:77.2-83.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6063 ],
            "Q": [ 6064 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.cnt_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:70.2-74.26|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6065 ],
            "Q": [ 6066 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.cnt_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:70.2-74.26|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6067 ],
            "Q": [ 6068 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.cnt_SB_DFFSS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6069 ],
            "I2": [ 6066 ],
            "I3": [ 6068 ],
            "O": [ 6067 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.cnt_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6069 ],
            "I2": [ 6066 ],
            "I3": [ 6068 ],
            "O": [ 6065 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:95.2-104.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6070 ],
            "Q": [ 6071 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6072 ],
            "I2": [ 6066 ],
            "I3": [ 6068 ],
            "O": [ 6070 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6038 ],
            "I1": [ 6071 ],
            "I2": [ 6025 ],
            "I3": [ 6039 ],
            "O": [ 6073 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:70.2-74.36|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6073 ],
            "Q": [ 6039 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6042 ],
            "I2": [ "1" ],
            "I3": [ 6074 ],
            "O": [ 6075 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6074 ],
            "CO": [ 6076 ],
            "I0": [ 6042 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6039 ],
            "I1": [ 6038 ],
            "I2": [ 6077 ],
            "I3": [ 6076 ],
            "O": [ 6040 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6078 ],
            "CO": [ 6077 ],
            "I0": [ 6011 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6079 ],
            "CO": [ 6078 ],
            "I0": [ 6012 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6077 ],
            "I3": [ 6080 ],
            "O": [ 6041 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6013 ],
            "I2": [ 6039 ],
            "I3": [ 6081 ],
            "O": [ 6047 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6082 ],
            "I2": [ 6039 ],
            "I3": [ 6083 ],
            "O": [ 6045 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6022 ],
            "I2": [ "1" ],
            "I3": [ 6013 ],
            "O": [ 6082 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6013 ],
            "I3": [ 6084 ],
            "O": [ 6083 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6046 ],
            "I2": [ "1" ],
            "I3": [ 6048 ],
            "O": [ 6084 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6085 ],
            "I3": [ 6086 ],
            "O": [ 6043 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6011 ],
            "I2": [ "1" ],
            "I3": [ 6078 ],
            "O": [ 6085 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6014 ],
            "I3": [ 6048 ],
            "O": [ 6081 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6087 ],
            "I3": [ 6088 ],
            "O": [ 6049 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6012 ],
            "I2": [ "1" ],
            "I3": [ 6079 ],
            "O": [ 6087 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6015 ],
            "I3": [ 6089 ],
            "O": [ 6088 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6090 ],
            "CO": [ 6079 ],
            "I0": [ 6015 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6091 ],
            "I3": [ 6092 ],
            "O": [ 6051 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6015 ],
            "I2": [ "1" ],
            "I3": [ 6090 ],
            "O": [ 6091 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6016 ],
            "I3": [ 6093 ],
            "O": [ 6092 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6094 ],
            "CO": [ 6090 ],
            "I0": [ 6016 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6095 ],
            "I3": [ 6096 ],
            "O": [ 6053 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6016 ],
            "I2": [ "1" ],
            "I3": [ 6094 ],
            "O": [ 6095 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6017 ],
            "I3": [ 6097 ],
            "O": [ 6096 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6054 ],
            "I2": [ "1" ],
            "I3": [ 6098 ],
            "O": [ 6097 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6099 ],
            "CO": [ 6094 ],
            "I0": [ 6017 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6100 ],
            "I3": [ 6101 ],
            "O": [ 6055 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6017 ],
            "I2": [ "1" ],
            "I3": [ 6099 ],
            "O": [ 6100 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6018 ],
            "I3": [ 6102 ],
            "O": [ 6101 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6056 ],
            "I2": [ "1" ],
            "I3": [ 6103 ],
            "O": [ 6102 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6104 ],
            "CO": [ 6103 ],
            "I0": [ 6058 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6105 ],
            "CO": [ 6099 ],
            "I0": [ 6018 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6106 ],
            "I3": [ 6107 ],
            "O": [ 6057 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6018 ],
            "I2": [ "1" ],
            "I3": [ 6105 ],
            "O": [ 6106 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6019 ],
            "I3": [ 6108 ],
            "O": [ 6107 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6058 ],
            "I2": [ "1" ],
            "I3": [ 6104 ],
            "O": [ 6108 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6109 ],
            "CO": [ 6104 ],
            "I0": [ 6060 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6110 ],
            "CO": [ 6105 ],
            "I0": [ 6019 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6111 ],
            "I3": [ 6112 ],
            "O": [ 6059 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6019 ],
            "I2": [ "1" ],
            "I3": [ 6110 ],
            "O": [ 6111 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6020 ],
            "I3": [ 6113 ],
            "O": [ 6112 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6060 ],
            "I2": [ "1" ],
            "I3": [ 6109 ],
            "O": [ 6113 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6114 ],
            "CO": [ 6109 ],
            "I0": [ 6062 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6115 ],
            "CO": [ 6110 ],
            "I0": [ 6020 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6039 ],
            "I2": [ 6116 ],
            "I3": [ 6117 ],
            "O": [ 6061 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6020 ],
            "I2": [ "1" ],
            "I3": [ 6115 ],
            "O": [ 6116 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6021 ],
            "I3": [ 6118 ],
            "O": [ 6117 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6062 ],
            "I2": [ "1" ],
            "I3": [ 6114 ],
            "O": [ 6118 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6119 ],
            "CO": [ 6114 ],
            "I0": [ 6064 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6120 ],
            "CO": [ 6115 ],
            "I0": [ 6021 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6121 ],
            "I2": [ 6039 ],
            "I3": [ 6122 ],
            "O": [ 6063 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6021 ],
            "I2": [ "1" ],
            "I3": [ 6120 ],
            "O": [ 6121 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6022 ],
            "I3": [ 6123 ],
            "O": [ 6122 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6064 ],
            "I2": [ "1" ],
            "I3": [ 6119 ],
            "O": [ 6123 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6048 ],
            "CO": [ 6119 ],
            "I0": [ 6046 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6013 ],
            "CO": [ 6120 ],
            "I0": [ 6022 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6038 ],
            "I1": [ 6011 ],
            "I2": [ 6039 ],
            "I3": [ 6075 ],
            "O": [ 6080 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6124 ],
            "CO": [ 6074 ],
            "I0": [ 6044 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6125 ],
            "CO": [ 6124 ],
            "I0": [ 6050 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6126 ],
            "CO": [ 6125 ],
            "I0": [ 6052 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6098 ],
            "CO": [ 6126 ],
            "I0": [ 6054 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6103 ],
            "CO": [ 6098 ],
            "I0": [ 6056 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6052 ],
            "I2": [ "1" ],
            "I3": [ 6126 ],
            "O": [ 6093 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6050 ],
            "I2": [ "1" ],
            "I3": [ 6125 ],
            "O": [ 6089 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6044 ],
            "I2": [ "1" ],
            "I3": [ 6124 ],
            "O": [ 6127 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6012 ],
            "I3": [ 6127 ],
            "O": [ 6086 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.state_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:80.2-90.6|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6128 ],
            "Q": [ 6072 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.state_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6072 ],
            "I2": [ 6066 ],
            "I3": [ 6068 ],
            "O": [ 6128 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.sync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:53.3-54.28|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6129 ],
            "Q": [ 6069 ]
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.sync_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:53.3-54.28|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 25 ],
            "Q": [ 6129 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6072 ],
            "E": [ 6038 ],
            "Q": [ 6130 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6130 ],
            "E": [ 6038 ],
            "Q": [ 6131 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6131 ],
            "E": [ 6038 ],
            "Q": [ 6132 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6132 ],
            "E": [ 6038 ],
            "Q": [ 6133 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6133 ],
            "E": [ 6038 ],
            "Q": [ 6134 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6134 ],
            "E": [ 6038 ],
            "Q": [ 6135 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6135 ],
            "E": [ 6038 ],
            "Q": [ 6136 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6136 ],
            "E": [ 6038 ],
            "Q": [ 6137 ]
          }
        },
        "uart_I.uart_rx_I.shift_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:95.2-97.36|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6137 ],
            "E": [ 6038 ],
            "Q": [ 6138 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:102.2-103.35|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6139 ],
            "Q": [ 6140 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6038 ],
            "I2": [ 6072 ],
            "I3": [ 6025 ],
            "O": [ 6139 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6140 ],
            "I1": [ 6141 ],
            "I2": [ 6142 ],
            "I3": [ 6143 ],
            "O": [ 6144 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_I2_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6145 ],
            "Q": [ 6142 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6146 ],
            "I1": [ 6147 ],
            "I2": [ 6148 ],
            "I3": [ 6149 ],
            "O": [ 6150 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6151 ],
            "I2": [ 6152 ],
            "I3": [ 6153 ],
            "O": [ 6154 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6155 ],
            "CO": [ 6156 ],
            "I0": [ 6152 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6158 ],
            "Q": [ 6151 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6159 ],
            "CO": [ 6155 ],
            "I0": [ 6153 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6160 ],
            "Q": [ 6152 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6161 ],
            "CO": [ 6159 ],
            "I0": [ 6146 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6162 ],
            "Q": [ 6153 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6163 ],
            "CO": [ 6161 ],
            "I0": [ 6147 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6164 ],
            "Q": [ 6146 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6165 ],
            "CO": [ 6163 ],
            "I0": [ 6148 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6166 ],
            "Q": [ 6147 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6167 ],
            "CO": [ 6165 ],
            "I0": [ 6149 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6168 ],
            "Q": [ 6148 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6169 ],
            "Q": [ 6149 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6140 ],
            "I2": [ 6170 ],
            "I3": [ 6171 ],
            "O": [ 6172 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_dec_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6173 ],
            "I3": [ 6174 ],
            "O": [ 6157 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 6175 ],
            "I0": [ 6142 ],
            "I1": [ 6176 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6175 ],
            "CO": [ 6167 ],
            "I0": [ 6141 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_CARRY_I1_CO_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6177 ],
            "Q": [ 6141 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6142 ],
            "I2": [ 6176 ],
            "I3": [ "0" ],
            "O": [ 6145 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6151 ],
            "I2": [ 6157 ],
            "I3": [ 6156 ],
            "O": [ 6158 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6152 ],
            "I2": [ 6157 ],
            "I3": [ 6155 ],
            "O": [ 6160 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6153 ],
            "I2": [ 6157 ],
            "I3": [ 6159 ],
            "O": [ 6162 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6143 ],
            "I2": [ 6157 ],
            "I3": [ 6178 ],
            "O": [ 6179 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6156 ],
            "CO": [ 6178 ],
            "I0": [ 6151 ],
            "I1": [ 6157 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6141 ],
            "I2": [ 6157 ],
            "I3": [ 6175 ],
            "O": [ 6177 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6149 ],
            "I2": [ 6157 ],
            "I3": [ 6167 ],
            "O": [ 6169 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6148 ],
            "I2": [ 6157 ],
            "I3": [ 6165 ],
            "O": [ 6168 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6147 ],
            "I2": [ 6157 ],
            "I3": [ 6163 ],
            "O": [ 6166 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6146 ],
            "I2": [ 6157 ],
            "I3": [ 6161 ],
            "O": [ 6164 ]
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6173 ],
            "I3": [ 6174 ],
            "O": [ 6176 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 6180, 6181, 6182, 6183, 6184, 6185, 6186, 6187, 6188, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 6174 ],
            "RDATA": [ 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204 ],
            "RE": [ "1" ],
            "WADDR": [ 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213, "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 6173 ],
            "WDATA": [ 6138, "0", 6134, "0", 6136, "0", 6132, "0", 6137, "0", 6133, "0", 6135, "0", 6131, "0" ],
            "WE": [ "1" ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6214 ],
            "CO": [ 6215 ],
            "I0": [ "0" ],
            "I1": [ 6186 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6216 ],
            "E": [ 6174 ],
            "Q": [ 6186 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6217 ],
            "CO": [ 6214 ],
            "I0": [ "0" ],
            "I1": [ 6185 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6218 ],
            "E": [ 6174 ],
            "Q": [ 6185 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6219 ],
            "CO": [ 6217 ],
            "I0": [ "0" ],
            "I1": [ 6184 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6220 ],
            "E": [ 6174 ],
            "Q": [ 6184 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_4_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6221 ],
            "CO": [ 6219 ],
            "I0": [ "0" ],
            "I1": [ 6183 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_4_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6222 ],
            "E": [ 6174 ],
            "Q": [ 6183 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_5_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6223 ],
            "CO": [ 6221 ],
            "I0": [ "0" ],
            "I1": [ 6182 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_5_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6224 ],
            "E": [ 6174 ],
            "Q": [ 6182 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_6_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6225 ],
            "CO": [ 6223 ],
            "I0": [ "0" ],
            "I1": [ 6181 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_6_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6226 ],
            "E": [ 6174 ],
            "Q": [ 6181 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_7_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6188 ],
            "CO": [ 6225 ],
            "I0": [ "0" ],
            "I1": [ 6180 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_7_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6227 ],
            "E": [ 6174 ],
            "Q": [ 6180 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_8_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6228 ],
            "E": [ 6174 ],
            "Q": [ 6188 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6229 ],
            "E": [ 6174 ],
            "Q": [ 6187 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6187 ],
            "I3": [ 6215 ],
            "O": [ 6229 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6180 ],
            "I3": [ 6188 ],
            "O": [ 6227 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6181 ],
            "I3": [ 6225 ],
            "O": [ 6226 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6182 ],
            "I3": [ 6223 ],
            "O": [ 6224 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6183 ],
            "I3": [ 6221 ],
            "O": [ 6222 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6184 ],
            "I3": [ 6219 ],
            "O": [ 6220 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6185 ],
            "I3": [ 6217 ],
            "O": [ 6218 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6186 ],
            "I3": [ 6214 ],
            "O": [ 6216 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6188 ],
            "O": [ 6228 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6230 ],
            "CO": [ 6231 ],
            "I0": [ "0" ],
            "I1": [ 6211 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6232 ],
            "E": [ 6173 ],
            "Q": [ 6211 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6233 ],
            "CO": [ 6230 ],
            "I0": [ "0" ],
            "I1": [ 6210 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6234 ],
            "E": [ 6173 ],
            "Q": [ 6210 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6235 ],
            "CO": [ 6233 ],
            "I0": [ "0" ],
            "I1": [ 6209 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6236 ],
            "E": [ 6173 ],
            "Q": [ 6209 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_4_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6237 ],
            "CO": [ 6235 ],
            "I0": [ "0" ],
            "I1": [ 6208 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_4_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6238 ],
            "E": [ 6173 ],
            "Q": [ 6208 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_5_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6239 ],
            "CO": [ 6237 ],
            "I0": [ "0" ],
            "I1": [ 6207 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_5_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6240 ],
            "E": [ 6173 ],
            "Q": [ 6207 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_6_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6241 ],
            "CO": [ 6239 ],
            "I0": [ "0" ],
            "I1": [ 6206 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_6_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6242 ],
            "E": [ 6173 ],
            "Q": [ 6206 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_7_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6213 ],
            "CO": [ 6241 ],
            "I0": [ "0" ],
            "I1": [ 6205 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_7_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6243 ],
            "E": [ 6173 ],
            "Q": [ 6205 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_8_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6244 ],
            "E": [ 6173 ],
            "Q": [ 6213 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6245 ],
            "E": [ 6173 ],
            "Q": [ 6212 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6212 ],
            "I3": [ 6231 ],
            "O": [ 6245 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6206 ],
            "I3": [ 6241 ],
            "O": [ 6242 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6205 ],
            "I3": [ 6213 ],
            "O": [ 6243 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6207 ],
            "I3": [ 6239 ],
            "O": [ 6240 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6208 ],
            "I3": [ 6237 ],
            "O": [ 6238 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6209 ],
            "I3": [ 6235 ],
            "O": [ 6236 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6210 ],
            "I3": [ 6233 ],
            "O": [ 6234 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6211 ],
            "I3": [ 6230 ],
            "O": [ 6232 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6213 ],
            "O": [ 6244 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6203 ],
            "I2": [ 6017 ],
            "I3": [ 706 ],
            "O": [ 6246 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6013 ],
            "I2": [ 6197 ],
            "I3": [ 706 ],
            "O": [ 6247 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6022 ],
            "I2": [ 6193 ],
            "I3": [ 706 ],
            "O": [ 6248 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6021 ],
            "I2": [ 6201 ],
            "I3": [ 706 ],
            "O": [ 6249 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6020 ],
            "I2": [ 6191 ],
            "I3": [ 706 ],
            "O": [ 6250 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6019 ],
            "I2": [ 6199 ],
            "I3": [ 706 ],
            "O": [ 6251 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6018 ],
            "I2": [ 6195 ],
            "I3": [ 706 ],
            "O": [ 6252 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 706 ],
            "I2": [ 6189 ],
            "I3": [ 6014 ],
            "O": [ 6253 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_rd_ena_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6254 ],
            "I1": [ 6255 ],
            "I2": [ 6256 ],
            "I3": [ 6143 ],
            "O": [ 6174 ]
          }
        },
        "uart_I.uart_rx_fifo_I.ram_wr_ena_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6140 ],
            "I3": [ 6170 ],
            "O": [ 6173 ]
          }
        },
        "uart_I.uart_tx_I.ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:67.2-68.13|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6257 ],
            "Q": [ 6258 ]
          }
        },
        "uart_I.uart_tx_I.ack_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6258 ],
            "I2": [ 6259 ],
            "I3": [ 6260 ],
            "O": [ 6261 ]
          }
        },
        "uart_I.uart_tx_I.ack_SB_LUT4_I1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:116.2-120.27|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6261 ],
            "Q": [ 6259 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:51.2-55.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6262 ],
            "E": [ 6263 ],
            "Q": [ 6264 ],
            "R": [ 6265 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:51.2-55.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6266 ],
            "E": [ 6263 ],
            "Q": [ 6267 ],
            "R": [ 6265 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:51.2-55.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6268 ],
            "E": [ 6263 ],
            "Q": [ 6269 ],
            "R": [ 6265 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:51.2-55.27|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6270 ],
            "E": [ 6263 ],
            "Q": [ 6271 ],
            "R": [ 6265 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:51.2-55.27|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6272 ],
            "E": [ 6263 ],
            "Q": [ 6273 ],
            "S": [ 6265 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6269 ],
            "I2": [ "1" ],
            "I3": [ 6271 ],
            "O": [ 6268 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6267 ],
            "I2": [ "1" ],
            "I3": [ 6274 ],
            "O": [ 6266 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6271 ],
            "CO": [ 6274 ],
            "I0": [ 6269 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6273 ],
            "I2": [ "1" ],
            "I3": [ 6275 ],
            "O": [ 6272 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6274 ],
            "CO": [ 6275 ],
            "I0": [ 6267 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6264 ],
            "I2": [ "1" ],
            "I3": [ 6276 ],
            "O": [ 6262 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6275 ],
            "CO": [ 6276 ],
            "I0": [ 6273 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6271 ],
            "O": [ 6270 ]
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6277 ],
            "O": [ 6265 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6278 ],
            "Q": [ 6279 ],
            "R": [ 6263 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6279 ],
            "I2": [ "1" ],
            "I3": [ 6280 ],
            "O": [ 6278 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6281 ],
            "CO": [ 6280 ],
            "I0": [ 6282 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6283 ],
            "CO": [ 6281 ],
            "I0": [ 6284 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6285 ],
            "CO": [ 6283 ],
            "I0": [ 6286 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6287 ],
            "CO": [ 6285 ],
            "I0": [ 6288 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6289 ],
            "CO": [ 6287 ],
            "I0": [ 6290 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6286 ],
            "I2": [ "1" ],
            "I3": [ 6285 ],
            "O": [ 6291 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6284 ],
            "I2": [ "1" ],
            "I3": [ 6283 ],
            "O": [ 6292 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6282 ],
            "I2": [ "1" ],
            "I3": [ 6281 ],
            "O": [ 6293 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6011 ],
            "I2": [ 6263 ],
            "I3": [ 6293 ],
            "O": [ 6294 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6014 ],
            "I2": [ 6295 ],
            "I3": [ 6263 ],
            "O": [ 6296 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6015 ],
            "I2": [ 6263 ],
            "I3": [ 6291 ],
            "O": [ 6297 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6012 ],
            "I2": [ 6263 ],
            "I3": [ 6292 ],
            "O": [ 6298 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6016 ],
            "I2": [ 6263 ],
            "I3": [ 6299 ],
            "O": [ 6300 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6288 ],
            "I2": [ "1" ],
            "I3": [ 6287 ],
            "O": [ 6299 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6017 ],
            "I2": [ 6263 ],
            "I3": [ 6301 ],
            "O": [ 6302 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6290 ],
            "I2": [ "1" ],
            "I3": [ 6289 ],
            "O": [ 6301 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6303 ],
            "CO": [ 6289 ],
            "I0": [ 6304 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6018 ],
            "I2": [ 6263 ],
            "I3": [ 6305 ],
            "O": [ 6306 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6304 ],
            "I2": [ "1" ],
            "I3": [ 6303 ],
            "O": [ 6305 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6307 ],
            "CO": [ 6303 ],
            "I0": [ 6308 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6019 ],
            "I2": [ 6263 ],
            "I3": [ 6309 ],
            "O": [ 6310 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6308 ],
            "I2": [ "1" ],
            "I3": [ 6307 ],
            "O": [ 6309 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6311 ],
            "CO": [ 6307 ],
            "I0": [ 6312 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6020 ],
            "I2": [ 6263 ],
            "I3": [ 6313 ],
            "O": [ 6314 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6312 ],
            "I2": [ "1" ],
            "I3": [ 6311 ],
            "O": [ 6313 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6315 ],
            "CO": [ 6311 ],
            "I0": [ 6316 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6021 ],
            "I2": [ 6263 ],
            "I3": [ 6317 ],
            "O": [ 6318 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6316 ],
            "I2": [ "1" ],
            "I3": [ 6315 ],
            "O": [ 6317 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6319 ],
            "CO": [ 6315 ],
            "I0": [ 6320 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6022 ],
            "I2": [ 6321 ],
            "I3": [ 6263 ],
            "O": [ 6322 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6320 ],
            "I2": [ "1" ],
            "I3": [ 6319 ],
            "O": [ 6321 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6295 ],
            "CO": [ 6319 ],
            "I0": [ 6323 ],
            "I1": [ "1" ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6013 ],
            "I2": [ 6324 ],
            "I3": [ 6263 ],
            "O": [ 6325 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6323 ],
            "I2": [ "1" ],
            "I3": [ 6295 ],
            "O": [ 6324 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6279 ],
            "I1": [ 6264 ],
            "I2": [ 6259 ],
            "I3": [ 6277 ],
            "O": [ 6326 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I0_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:35.2-39.36|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6326 ],
            "Q": [ 6277 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6279 ],
            "I3": [ 6277 ],
            "O": [ 6263 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6279 ],
            "I3": [ 6257 ],
            "O": [ 6327 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6328 ],
            "E": [ 6327 ],
            "Q": [ 6329 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_1": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6330 ],
            "E": [ 6327 ],
            "Q": [ 6331 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_2": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6332 ],
            "E": [ 6327 ],
            "Q": [ 6333 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_3": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6334 ],
            "E": [ 6327 ],
            "Q": [ 6335 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_4": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6336 ],
            "E": [ 6327 ],
            "Q": [ 6337 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_5": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6338 ],
            "E": [ 6327 ],
            "Q": [ 6339 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_6": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6340 ],
            "E": [ 6327 ],
            "Q": [ 6341 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_7": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6342 ],
            "E": [ 6327 ],
            "Q": [ 6343 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6294 ],
            "Q": [ 6282 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6298 ],
            "Q": [ 6284 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6325 ],
            "Q": [ 6323 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6296 ],
            "Q": [ 6295 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6297 ],
            "Q": [ 6286 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6300 ],
            "Q": [ 6288 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6302 ],
            "Q": [ 6290 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6306 ],
            "Q": [ 6304 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6310 ],
            "Q": [ 6308 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6314 ],
            "Q": [ 6312 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6318 ],
            "Q": [ 6316 ]
          }
        },
        "uart_I.uart_tx_I.div_cnt_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:42.2-46.27|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6322 ],
            "Q": [ 6320 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6344 ],
            "I2": [ 6341 ],
            "I3": [ 6257 ],
            "O": [ 6342 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6345 ],
            "I2": [ 6339 ],
            "I3": [ 6257 ],
            "O": [ 6340 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6346 ],
            "I2": [ 6337 ],
            "I3": [ 6257 ],
            "O": [ 6338 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6347 ],
            "I2": [ 6335 ],
            "I3": [ 6257 ],
            "O": [ 6336 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6348 ],
            "I2": [ 6333 ],
            "I3": [ 6257 ],
            "O": [ 6334 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6349 ],
            "I2": [ 6331 ],
            "I3": [ 6257 ],
            "O": [ 6332 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6350 ],
            "I2": [ 6329 ],
            "I3": [ 6257 ],
            "O": [ 6330 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6351 ],
            "I3": [ 6257 ],
            "O": [ 6328 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6343 ],
            "I3": [ 6257 ],
            "O": [ 6352 ]
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6259 ],
            "I3": [ 6277 ],
            "O": [ 6257 ]
          }
        },
        "uart_I.uart_tx_fifo_I.full_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:83.2-87.73|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6353 ],
            "Q": [ 6354 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.full_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6258 ],
            "I2": [ 6355 ],
            "I3": [ 6356 ],
            "O": [ 6353 ]
          }
        },
        "uart_I.uart_tx_fifo_I.full_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6354 ],
            "I1": [ 6357 ],
            "I2": [ 6358 ],
            "I3": [ 6359 ],
            "O": [ 6356 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_dec_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6355 ],
            "I3": [ 6360 ],
            "O": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 6362 ],
            "I0": [ 6363 ],
            "I1": [ 6364 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6362 ],
            "CO": [ 6365 ],
            "I0": [ 6366 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6363 ],
            "I2": [ 6364 ],
            "I3": [ "0" ],
            "O": [ 6367 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6367 ],
            "Q": [ 6363 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6258 ],
            "I1": [ 6355 ],
            "I2": [ 6363 ],
            "I3": [ 6260 ],
            "O": [ 6357 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6368 ],
            "I1": [ 6369 ],
            "I2": [ 6370 ],
            "I3": [ 6366 ],
            "O": [ 6358 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6371 ],
            "I1": [ 6372 ],
            "I2": [ 6373 ],
            "I3": [ 6374 ],
            "O": [ 6359 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6260 ],
            "I2": [ 6361 ],
            "I3": [ 6375 ],
            "O": [ 6376 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6371 ],
            "I2": [ 6361 ],
            "I3": [ 6377 ],
            "O": [ 6378 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6378 ],
            "Q": [ 6371 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6379 ],
            "CO": [ 6377 ],
            "I0": [ 6372 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6373 ],
            "I2": [ 6361 ],
            "I3": [ 6380 ],
            "O": [ 6381 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6381 ],
            "Q": [ 6373 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6382 ],
            "CO": [ 6380 ],
            "I0": [ 6374 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6366 ],
            "I2": [ 6361 ],
            "I3": [ 6362 ],
            "O": [ 6383 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6383 ],
            "Q": [ 6366 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6370 ],
            "I2": [ 6361 ],
            "I3": [ 6365 ],
            "O": [ 6384 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6384 ],
            "Q": [ 6370 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6369 ],
            "I2": [ 6361 ],
            "I3": [ 6385 ],
            "O": [ 6386 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_5_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6386 ],
            "Q": [ 6369 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6365 ],
            "CO": [ 6385 ],
            "I0": [ 6370 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6368 ],
            "I2": [ 6361 ],
            "I3": [ 6387 ],
            "O": [ 6388 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6388 ],
            "Q": [ 6368 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6385 ],
            "CO": [ 6387 ],
            "I0": [ 6369 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6374 ],
            "I2": [ 6361 ],
            "I3": [ 6382 ],
            "O": [ 6389 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_7_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6389 ],
            "Q": [ 6374 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6387 ],
            "CO": [ 6382 ],
            "I0": [ 6368 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6372 ],
            "I2": [ 6361 ],
            "I3": [ 6379 ],
            "O": [ 6390 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6390 ],
            "Q": [ 6372 ],
            "S": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6380 ],
            "CO": [ 6379 ],
            "I0": [ 6373 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6377 ],
            "CO": [ 6375 ],
            "I0": [ 6371 ],
            "I1": [ 6361 ]
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6355 ],
            "I3": [ 6360 ],
            "O": [ 6364 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 6391, 6392, 6393, 6394, 6395, 6396, 6397, 6398, 6399, "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ 6360 ],
            "RDATA": [ 6344, 6400, 6348, 6401, 6346, 6402, 6350, 6403, 6345, 6404, 6349, 6405, 6347, 6406, 6351, 6407 ],
            "RE": [ "1" ],
            "WADDR": [ 6408, 6409, 6410, 6411, 6412, 6413, 6414, 6415, 6416, "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 6355 ],
            "WDATA": [ 60, "0", 62, "0", 64, "0", 66, "0", 68, "0", 70, "0", 72, "0", 74, "0" ],
            "WE": [ "1" ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6417 ],
            "CO": [ 6418 ],
            "I0": [ "0" ],
            "I1": [ 6397 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6419 ],
            "E": [ 6360 ],
            "Q": [ 6397 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6420 ],
            "CO": [ 6417 ],
            "I0": [ "0" ],
            "I1": [ 6396 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6421 ],
            "E": [ 6360 ],
            "Q": [ 6396 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6422 ],
            "CO": [ 6420 ],
            "I0": [ "0" ],
            "I1": [ 6395 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6423 ],
            "E": [ 6360 ],
            "Q": [ 6395 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_4_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6424 ],
            "CO": [ 6422 ],
            "I0": [ "0" ],
            "I1": [ 6394 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_4_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6425 ],
            "E": [ 6360 ],
            "Q": [ 6394 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_5_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6426 ],
            "CO": [ 6424 ],
            "I0": [ "0" ],
            "I1": [ 6393 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_5_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6427 ],
            "E": [ 6360 ],
            "Q": [ 6393 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_6_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6428 ],
            "CO": [ 6426 ],
            "I0": [ "0" ],
            "I1": [ 6392 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_6_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6429 ],
            "E": [ 6360 ],
            "Q": [ 6392 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_7_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6399 ],
            "CO": [ 6428 ],
            "I0": [ "0" ],
            "I1": [ 6391 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_7_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6430 ],
            "E": [ 6360 ],
            "Q": [ 6391 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_8_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6431 ],
            "E": [ 6360 ],
            "Q": [ 6399 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:108.2-112.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6432 ],
            "E": [ 6360 ],
            "Q": [ 6398 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6398 ],
            "I3": [ 6418 ],
            "O": [ 6432 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6392 ],
            "I3": [ 6428 ],
            "O": [ 6429 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6391 ],
            "I3": [ 6399 ],
            "O": [ 6430 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6393 ],
            "I3": [ 6426 ],
            "O": [ 6427 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6394 ],
            "I3": [ 6424 ],
            "O": [ 6425 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6395 ],
            "I3": [ 6422 ],
            "O": [ 6423 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6396 ],
            "I3": [ 6420 ],
            "O": [ 6421 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6397 ],
            "I3": [ 6417 ],
            "O": [ 6419 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6399 ],
            "O": [ 6431 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6433 ],
            "CO": [ 6434 ],
            "I0": [ "0" ],
            "I1": [ 6414 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6435 ],
            "E": [ 6355 ],
            "Q": [ 6414 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6436 ],
            "CO": [ 6433 ],
            "I0": [ "0" ],
            "I1": [ 6413 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6437 ],
            "E": [ 6355 ],
            "Q": [ 6413 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6438 ],
            "CO": [ 6436 ],
            "I0": [ "0" ],
            "I1": [ 6412 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6439 ],
            "E": [ 6355 ],
            "Q": [ 6412 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_4_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6440 ],
            "CO": [ 6438 ],
            "I0": [ "0" ],
            "I1": [ 6411 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_4_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6441 ],
            "E": [ 6355 ],
            "Q": [ 6411 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_5_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6442 ],
            "CO": [ 6440 ],
            "I0": [ "0" ],
            "I1": [ 6410 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_5_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6443 ],
            "E": [ 6355 ],
            "Q": [ 6410 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_6_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6444 ],
            "CO": [ 6442 ],
            "I0": [ "0" ],
            "I1": [ 6409 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_6_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6445 ],
            "E": [ 6355 ],
            "Q": [ 6409 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_7_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6416 ],
            "CO": [ 6444 ],
            "I0": [ "0" ],
            "I1": [ 6408 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_7_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6446 ],
            "E": [ 6355 ],
            "Q": [ 6408 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_8_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6447 ],
            "E": [ 6355 ],
            "Q": [ 6416 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:95.2-99.35|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6448 ],
            "E": [ 6355 ],
            "Q": [ 6415 ],
            "R": [ 127 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6415 ],
            "I3": [ 6434 ],
            "O": [ 6448 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6411 ],
            "I3": [ 6440 ],
            "O": [ 6441 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6414 ],
            "I3": [ 6433 ],
            "O": [ 6435 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6408 ],
            "I3": [ 6416 ],
            "O": [ 6446 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6409 ],
            "I3": [ 6444 ],
            "O": [ 6445 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6410 ],
            "I3": [ 6442 ],
            "O": [ 6443 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6412 ],
            "I3": [ 6438 ],
            "O": [ 6439 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6413 ],
            "I3": [ 6436 ],
            "O": [ 6437 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6416 ],
            "O": [ 6447 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_rd_ena_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6258 ],
            "I2": [ 6259 ],
            "I3": [ 6260 ],
            "O": [ 6360 ]
          }
        },
        "uart_I.uart_tx_fifo_I.ram_rd_ena_SB_LUT4_O_I3_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6376 ],
            "Q": [ 6260 ],
            "S": [ 127 ]
          }
        },
        "uart_I.ub_ack_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:177.2-181.65|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6449 ],
            "Q": [ 5979 ],
            "R": [ 5979 ]
          }
        },
        "uart_I.ub_ack_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6450 ],
            "I3": [ 6451 ],
            "O": [ 6449 ]
          }
        },
        "uart_I.ub_ack_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 704 ],
            "I1": [ 469 ],
            "I2": [ 706 ],
            "I3": [ 6354 ],
            "O": [ 6451 ]
          }
        },
        "uart_I.ub_rd_ctrl_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:164.2-175.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6452 ],
            "Q": [ 6453 ],
            "R": [ 5979 ]
          }
        },
        "uart_I.ub_rd_ctrl_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6450 ],
            "I1": [ 704 ],
            "I2": [ 469 ],
            "I3": [ 706 ],
            "O": [ 6452 ]
          }
        },
        "uart_I.ub_rd_ctrl_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6454 ],
            "I2": [ 6453 ],
            "I3": [ 6455 ],
            "O": [ 6171 ]
          }
        },
        "uart_I.ub_rd_data_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:164.2-175.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6456 ],
            "Q": [ 6255 ],
            "R": [ 5979 ]
          }
        },
        "uart_I.ub_rd_data_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6450 ],
            "I1": [ 704 ],
            "I2": [ 469 ],
            "I3": [ 706 ],
            "O": [ 6456 ]
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6254 ],
            "I1": [ 6255 ],
            "I2": [ 6256 ],
            "I3": [ 6143 ],
            "O": [ 6457 ]
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6254 ],
            "I1": [ 6255 ],
            "I2": [ 6170 ],
            "I3": [ 6458 ],
            "O": [ 6459 ]
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6144 ],
            "I2": [ 6154 ],
            "I3": [ 6150 ],
            "O": [ 6458 ]
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:83.2-87.73|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6459 ],
            "Q": [ 6170 ],
            "R": [ 127 ]
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:116.2-120.27|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6457 ],
            "Q": [ 6256 ],
            "R": [ 127 ]
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:67.2-71.52|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6179 ],
            "Q": [ 6143 ],
            "S": [ 127 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6455 ],
            "Q": [ 6454 ],
            "R": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6461 ],
            "Q": [ 6462 ],
            "R": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6251 ],
            "Q": [ 6463 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6250 ],
            "Q": [ 6465 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6249 ],
            "Q": [ 6466 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6248 ],
            "Q": [ 6467 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6247 ],
            "Q": [ 6468 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6253 ],
            "Q": [ 6469 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6354 ],
            "Q": [ 6470 ],
            "R": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6011 ],
            "Q": [ 6471 ],
            "R": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6012 ],
            "Q": [ 6472 ],
            "R": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6015 ],
            "Q": [ 6473 ],
            "R": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6016 ],
            "Q": [ 6474 ],
            "R": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6475 ],
            "Q": [ 6254 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6246 ],
            "Q": [ 6476 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:185.2-191.48|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6252 ],
            "Q": [ 6477 ],
            "R": [ 6464 ]
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 706 ],
            "I3": [ 6464 ],
            "O": [ 6460 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6468 ],
            "I1": [ 6478 ],
            "I2": [ 6479 ],
            "I3": [ 6480 ],
            "O": [ 880 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6467 ],
            "I1": [ 6481 ],
            "I2": [ 6479 ],
            "I3": [ 6482 ],
            "O": [ 878 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6471 ],
            "I1": [ 6483 ],
            "I2": [ 6479 ],
            "I3": [ 6484 ],
            "O": [ 869 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6470 ],
            "I1": [ 5657 ],
            "I2": [ 6485 ],
            "I3": [ 6479 ],
            "O": [ 879 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6462 ],
            "I1": [ 6486 ],
            "I2": [ 5646 ],
            "I3": [ 6479 ],
            "O": [ 868 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6454 ],
            "I1": [ 5635 ],
            "I2": [ 6487 ],
            "I3": [ 6479 ],
            "O": [ 857 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6254 ],
            "I1": [ 5634 ],
            "I2": [ 6488 ],
            "I3": [ 6479 ],
            "O": [ 856 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6469 ],
            "I1": [ 6489 ],
            "I2": [ 6479 ],
            "I3": [ 6490 ],
            "O": [ 881 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6466 ],
            "I1": [ 6491 ],
            "I2": [ 6479 ],
            "I3": [ 6492 ],
            "O": [ 877 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6465 ],
            "I1": [ 6493 ],
            "I2": [ 6479 ],
            "I3": [ 6494 ],
            "O": [ 876 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6463 ],
            "I1": [ 6495 ],
            "I2": [ 6479 ],
            "I3": [ 6496 ],
            "O": [ 875 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6477 ],
            "I1": [ 6497 ],
            "I2": [ 6479 ],
            "I3": [ 6498 ],
            "O": [ 874 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6476 ],
            "I1": [ 6499 ],
            "I2": [ 6479 ],
            "I3": [ 6500 ],
            "O": [ 873 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6474 ],
            "I1": [ 6501 ],
            "I2": [ 6479 ],
            "I3": [ 6502 ],
            "O": [ 872 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6473 ],
            "I1": [ 6503 ],
            "I2": [ 6479 ],
            "I3": [ 6504 ],
            "O": [ 871 ]
          }
        },
        "uart_I.ub_rdata_SB_LUT4_I0_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6472 ],
            "I1": [ 6505 ],
            "I2": [ 6479 ],
            "I3": [ 6506 ],
            "O": [ 870 ]
          }
        },
        "uart_I.ub_wr_data_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:164.2-175.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6507 ],
            "Q": [ 6355 ],
            "R": [ 5979 ]
          }
        },
        "uart_I.ub_wr_data_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6354 ],
            "I3": [ 6508 ],
            "O": [ 6507 ]
          }
        },
        "uart_I.ub_wr_data_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6450 ],
            "I1": [ 704 ],
            "I2": [ 469 ],
            "I3": [ 706 ],
            "O": [ 6508 ]
          }
        },
        "uart_I.ub_wr_div_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:164.2-175.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6509 ],
            "Q": [ 6010 ],
            "R": [ 5979 ]
          }
        },
        "uart_I.ub_wr_div_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6450 ],
            "I1": [ 704 ],
            "I2": [ 469 ],
            "I3": [ 706 ],
            "O": [ 6509 ]
          }
        },
        "uart_I.urf_empty_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6256 ],
            "O": [ 6475 ]
          }
        },
        "uart_I.urf_overflow_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:154.2-158.82|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6172 ],
            "Q": [ 6455 ],
            "R": [ 127 ]
          }
        },
        "uart_I.utf_empty_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6259 ],
            "O": [ 6461 ]
          }
        },
        "uart_I.wb_cyc_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:294.2-302.5|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6510 ],
            "Q": [ 6450 ],
            "R": [ 127 ]
          }
        },
        "uart_I.wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 687 ],
            "I1": [ 6450 ],
            "I2": [ 5979 ],
            "I3": [ 5978 ],
            "O": [ 6510 ]
          }
        },
        "uart_I.wb_cyc_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6450 ],
            "I2": [ 5979 ],
            "I3": [ 469 ],
            "O": [ 6464 ]
          }
        },
        "uart_tx_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6352 ],
            "E": [ 6327 ],
            "Q": [ 26 ],
            "S": [ 127 ]
          }
        },
        "vid_I.dly_de.dl_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6511 ],
            "Q": [ 6512 ]
          }
        },
        "vid_I.dly_de.dl_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6513 ],
            "Q": [ 6511 ]
          }
        },
        "vid_I.dly_de.q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6512 ],
            "Q": [ 6514 ]
          }
        },
        "vid_I.dly_hsync.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6515 ],
            "O": [ 6516 ]
          }
        },
        "vid_I.dly_hsync.d_SB_LUT4_O_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:179.2-196.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6517 ],
            "Q": [ 6515 ],
            "R": [ 127 ]
          }
        },
        "vid_I.dly_hsync.d_SB_LUT4_O_I3_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6518 ],
            "I3": [ 6519 ],
            "O": [ 6517 ]
          }
        },
        "vid_I.dly_hsync.dl_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6520 ],
            "Q": [ 6521 ]
          }
        },
        "vid_I.dly_hsync.dl_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6522 ],
            "Q": [ 6520 ]
          }
        },
        "vid_I.dly_hsync.dl_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6516 ],
            "Q": [ 6522 ]
          }
        },
        "vid_I.dly_hsync.q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6521 ],
            "Q": [ 6523 ]
          }
        },
        "vid_I.dly_vsync.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6524 ],
            "O": [ 6525 ]
          }
        },
        "vid_I.dly_vsync.d_SB_LUT4_O_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:179.2-196.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6526 ],
            "Q": [ 6524 ],
            "R": [ 127 ]
          }
        },
        "vid_I.dly_vsync.dl_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6527 ],
            "Q": [ 6528 ]
          }
        },
        "vid_I.dly_vsync.dl_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6529 ],
            "Q": [ 6527 ]
          }
        },
        "vid_I.dly_vsync.dl_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6525 ],
            "Q": [ 6529 ]
          }
        },
        "vid_I.dly_vsync.q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6528 ],
            "Q": [ 6530 ]
          }
        },
        "vid_I.fb_I.spram_I[0]": {
          "hide_name": 0,
          "type": "SB_SPRAM256KA",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vid_I fb_I spram_I[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:45.16-56.3"
          },
          "port_directions": {
            "ADDRESS": "input",
            "CHIPSELECT": "input",
            "CLOCK": "input",
            "DATAIN": "input",
            "DATAOUT": "output",
            "MASKWREN": "input",
            "POWEROFF": "input",
            "SLEEP": "input",
            "STANDBY": "input",
            "WREN": "input"
          },
          "connections": {
            "ADDRESS": [ 6531, 6532, 6533, 6534, 6535, 6536, 6537, 6538, 6539, 6540, 6541, 6542, 6543, 6544 ],
            "CHIPSELECT": [ "1" ],
            "CLOCK": [ 42 ],
            "DATAIN": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75 ],
            "DATAOUT": [ 6489, 6478, 6481, 6491, 6493, 6495, 6497, 6499, 6501, 6503, 6505, 6483, 6545, 6546, 6547, 6548 ],
            "MASKWREN": [ 228, 228, 227, 227 ],
            "POWEROFF": [ "1" ],
            "SLEEP": [ "0" ],
            "STANDBY": [ "0" ],
            "WREN": [ 6549 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 6550 ],
            "I3": [ 6551 ],
            "O": [ 6534 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 701 ],
            "I2": [ 6552 ],
            "I3": [ 6551 ],
            "O": [ 6533 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 6553 ],
            "I3": [ 6551 ],
            "O": [ 6532 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 706 ],
            "I2": [ 6554 ],
            "I3": [ 6551 ],
            "O": [ 6531 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 682 ],
            "I2": [ 6555 ],
            "I3": [ 6551 ],
            "O": [ 6543 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 710 ],
            "I2": [ 6556 ],
            "I3": [ 6551 ],
            "O": [ 6542 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 712 ],
            "I2": [ 6557 ],
            "I3": [ 6551 ],
            "O": [ 6541 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 714 ],
            "I2": [ 6558 ],
            "I3": [ 6551 ],
            "O": [ 6540 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 6559 ],
            "I3": [ 6551 ],
            "O": [ 6539 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 691 ],
            "I2": [ 6560 ],
            "I3": [ 6551 ],
            "O": [ 6538 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 693 ],
            "I2": [ 6561 ],
            "I3": [ 6551 ],
            "O": [ 6537 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 695 ],
            "I2": [ 6562 ],
            "I3": [ 6551 ],
            "O": [ 6536 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 697 ],
            "I2": [ 6563 ],
            "I3": [ 6551 ],
            "O": [ 6535 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 6564 ],
            "I3": [ 6551 ],
            "O": [ 6544 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 469 ],
            "I2": [ 3697 ],
            "I3": [ 3698 ],
            "O": [ 228 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 469 ],
            "I3": [ 6565 ],
            "O": [ 227 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 469 ],
            "I2": [ 914 ],
            "I3": [ 6565 ],
            "O": [ 33 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 914 ],
            "I2": [ 3697 ],
            "I3": [ 3698 ],
            "O": [ 32 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3697 ],
            "I1": [ 3704 ],
            "I2": [ 3705 ],
            "I3": [ 3698 ],
            "O": [ 6565 ]
          }
        },
        "vid_I.fb_I.spram_I[0]_WREN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 718 ],
            "I2": [ 6566 ],
            "I3": [ 6551 ],
            "O": [ 6549 ]
          }
        },
        "vid_I.fb_I.spram_I[1]": {
          "hide_name": 0,
          "type": "SB_SPRAM256KA",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vid_I fb_I spram_I[1]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:45.16-56.3"
          },
          "port_directions": {
            "ADDRESS": "input",
            "CHIPSELECT": "input",
            "CLOCK": "input",
            "DATAIN": "input",
            "DATAOUT": "output",
            "MASKWREN": "input",
            "POWEROFF": "input",
            "SLEEP": "input",
            "STANDBY": "input",
            "WREN": "input"
          },
          "connections": {
            "ADDRESS": [ 6531, 6532, 6533, 6534, 6535, 6536, 6537, 6538, 6539, 6540, 6541, 6542, 6543, 6544 ],
            "CHIPSELECT": [ "1" ],
            "CLOCK": [ 42 ],
            "DATAIN": [ 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
            "DATAOUT": [ 6567, 6568, 6569, 6570, 6571, 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6485, 6486, 6487, 6488 ],
            "MASKWREN": [ 226, 226, 229, 229 ],
            "POWEROFF": [ "1" ],
            "SLEEP": [ "0" ],
            "STANDBY": [ "0" ],
            "WREN": [ 6549 ]
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 469 ],
            "I3": [ 6579 ],
            "O": [ 226 ]
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 469 ],
            "I2": [ 914 ],
            "I3": [ 6579 ],
            "O": [ 76 ]
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3697 ],
            "I1": [ 3704 ],
            "I2": [ 3705 ],
            "I3": [ 3698 ],
            "O": [ 6579 ]
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 469 ],
            "I3": [ 6580 ],
            "O": [ 229 ]
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 469 ],
            "I2": [ 914 ],
            "I3": [ 6580 ],
            "O": [ 77 ]
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3697 ],
            "I1": [ 3704 ],
            "I2": [ 3705 ],
            "I3": [ 3698 ],
            "O": [ 6580 ]
          }
        },
        "vid_I.fb_I.v_re_0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6581 ],
            "I1": [ 6513 ],
            "I2": [ 6582 ],
            "I3": [ 6583 ],
            "O": [ 6551 ]
          }
        },
        "vid_I.pal_I.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000000",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "vid_I pal_I ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_palette.v:31.4-43.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 6584, 6585, 6586, 6587, 6588, 6589, 6590, 6591, "0", "0", "0" ],
            "RCLK": [ 42 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599, 6600, 6601, 6602, 6603, 6604, 6605, 6606, 6607 ],
            "RE": [ "1" ],
            "WADDR": [ 706, 704, 701, 699, 697, 695, 693, 691, "0", "0", "0" ],
            "WCLK": [ 42 ],
            "WCLKE": [ 6608 ],
            "WDATA": [ 72, 62, 70, 66, 74, 65, 73, 63, 71, 67, 75, 107, 97, 105, 101, 109 ],
            "WE": [ "1" ]
          }
        },
        "vid_I.pal_I.ebr_I_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 718 ],
            "I2": [ 708 ],
            "I3": [ 6566 ],
            "O": [ 6608 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_clk_I": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010011",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_clk_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:88.4-93.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ "0" ],
            "D_OUT_1": [ "1" ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 24 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_ctrl_I[0]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_ctrl_I[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:76.4-80.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6514 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 23 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_ctrl_I[1]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_ctrl_I[1]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:76.4-80.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6530 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 22 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_ctrl_I[2]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_ctrl_I[2]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:76.4-80.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6523 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 21 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[0]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6593 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 17 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[10]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[10]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6606 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 11 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[11]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[11]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6607 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 12 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[1]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[1]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6594 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 18 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[2]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[2]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6595 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 19 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[3]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[3]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6596 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 20 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[4]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[4]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6599 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 13 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[5]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[5]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6600 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 14 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[6]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[6]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6601 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 15 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[7]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[7]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6602 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 16 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[8]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[8]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6604 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 9 ]
          }
        },
        "vid_I.phy_I.iob_hdmi_data_I[9]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "010111",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "vid_I phy_I iob_hdmi_data_I[9]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:64.4-68.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 6605 ],
            "OUTPUT_CLK": [ 42 ],
            "PACKAGE_PIN": [ 10 ]
          }
        },
        "vid_I.pp_active_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:30.4-31.32|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6609 ],
            "Q": [ 6513 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6610 ],
            "E": [ 6611 ],
            "Q": [ 6612 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6614 ],
            "E": [ 6611 ],
            "Q": [ 6615 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6616 ],
            "E": [ 6611 ],
            "Q": [ 6617 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6618 ],
            "E": [ 6611 ],
            "Q": [ 6619 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6620 ],
            "E": [ 6611 ],
            "Q": [ 6621 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6622 ],
            "E": [ 6611 ],
            "Q": [ 6623 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6624 ],
            "E": [ 6611 ],
            "Q": [ 6625 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6626 ],
            "E": [ 6611 ],
            "Q": [ 6627 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6628 ],
            "E": [ 6611 ],
            "Q": [ 6629 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_base_1_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:231.2-237.6|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6630 ],
            "E": [ 6611 ],
            "Q": [ 6631 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6632 ],
            "Q": [ 6583 ],
            "R": [ 6611 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6633 ],
            "Q": [ 6581 ],
            "R": [ 6611 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6634 ],
            "Q": [ 6554 ],
            "R": [ 6611 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6635 ],
            "Q": [ 6553 ],
            "R": [ 6611 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6636 ],
            "Q": [ 6552 ],
            "R": [ 6611 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6637 ],
            "Q": [ 6550 ],
            "R": [ 6611 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6582 ],
            "I2": [ 6583 ],
            "I3": [ "0" ],
            "O": [ 6632 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6581 ],
            "I3": [ 6638 ],
            "O": [ 6633 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 6638 ],
            "I0": [ 6582 ],
            "I1": [ 6583 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6554 ],
            "I3": [ 6639 ],
            "O": [ 6634 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6638 ],
            "CO": [ 6639 ],
            "I0": [ "0" ],
            "I1": [ 6581 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6553 ],
            "I3": [ 6640 ],
            "O": [ 6635 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6639 ],
            "CO": [ 6640 ],
            "I0": [ "0" ],
            "I1": [ 6554 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6552 ],
            "I3": [ 6641 ],
            "O": [ 6636 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6640 ],
            "CO": [ 6641 ],
            "I0": [ "0" ],
            "I1": [ 6553 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6550 ],
            "I3": [ 6642 ],
            "O": [ 6637 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6642 ],
            "CO": [ 6643 ],
            "I0": [ "0" ],
            "I1": [ 6550 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6643 ],
            "CO": [ 6644 ],
            "I0": [ "0" ],
            "I1": [ 6563 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6644 ],
            "CO": [ 6645 ],
            "I0": [ "0" ],
            "I1": [ 6562 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6645 ],
            "CO": [ 6646 ],
            "I0": [ "0" ],
            "I1": [ 6561 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6646 ],
            "CO": [ 6647 ],
            "I0": [ "0" ],
            "I1": [ 6560 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6561 ],
            "I3": [ 6645 ],
            "O": [ 6648 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:179.2-196.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6649 ],
            "Q": [ 6613 ],
            "R": [ 127 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6650 ],
            "I2": [ 6651 ],
            "I3": [ 6652 ],
            "O": [ 6649 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:135.2-139.22|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6653 ],
            "Q": [ 6652 ],
            "S": [ 127 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6652 ],
            "I2": [ 6654 ],
            "I3": [ 6655 ],
            "O": [ 6653 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6562 ],
            "I3": [ 6644 ],
            "O": [ 6656 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6563 ],
            "I3": [ 6643 ],
            "O": [ 6657 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6631 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6657 ],
            "O": [ 6658 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6629 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6656 ],
            "O": [ 6659 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6627 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6648 ],
            "O": [ 6660 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6625 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6661 ],
            "O": [ 6662 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6560 ],
            "I3": [ 6646 ],
            "O": [ 6661 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6623 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6663 ],
            "O": [ 6664 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6559 ],
            "I3": [ 6647 ],
            "O": [ 6663 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6621 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6665 ],
            "O": [ 6666 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6558 ],
            "I3": [ 6667 ],
            "O": [ 6665 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6647 ],
            "CO": [ 6667 ],
            "I0": [ "0" ],
            "I1": [ 6559 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6619 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6668 ],
            "O": [ 6669 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6557 ],
            "I3": [ 6670 ],
            "O": [ 6668 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6667 ],
            "CO": [ 6670 ],
            "I0": [ "0" ],
            "I1": [ 6558 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6617 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6671 ],
            "O": [ 6672 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6556 ],
            "I3": [ 6673 ],
            "O": [ 6671 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6670 ],
            "CO": [ 6673 ],
            "I0": [ "0" ],
            "I1": [ 6557 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6615 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6674 ],
            "O": [ 6675 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6555 ],
            "I3": [ 6676 ],
            "O": [ 6674 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6673 ],
            "CO": [ 6676 ],
            "I0": [ "0" ],
            "I1": [ 6556 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6612 ],
            "I1": [ 6611 ],
            "I2": [ 6613 ],
            "I3": [ 6677 ],
            "O": [ 6678 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6564 ],
            "I3": [ 6679 ],
            "O": [ 6677 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6676 ],
            "CO": [ 6679 ],
            "I0": [ "0" ],
            "I1": [ 6555 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6641 ],
            "CO": [ 6642 ],
            "I0": [ "0" ],
            "I1": [ 6552 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6678 ],
            "Q": [ 6564 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6675 ],
            "Q": [ 6555 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6672 ],
            "Q": [ 6556 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6669 ],
            "Q": [ 6557 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6666 ],
            "Q": [ 6558 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6664 ],
            "Q": [ 6559 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6662 ],
            "Q": [ 6560 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6660 ],
            "Q": [ 6561 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6659 ],
            "Q": [ 6562 ]
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:239.2-243.47|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6658 ],
            "Q": [ 6563 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6488 ],
            "E": [ 6582 ],
            "Q": [ 6680 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6487 ],
            "E": [ 6582 ],
            "Q": [ 6682 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6486 ],
            "E": [ 6582 ],
            "Q": [ 6683 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6485 ],
            "E": [ 6582 ],
            "Q": [ 6684 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6578 ],
            "E": [ 6582 ],
            "Q": [ 6685 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6577 ],
            "E": [ 6582 ],
            "Q": [ 6686 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6576 ],
            "E": [ 6582 ],
            "Q": [ 6687 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6575 ],
            "E": [ 6582 ],
            "Q": [ 6688 ],
            "R": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 6689 ],
            "O": [ 6681 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6690 ],
            "E": [ 6582 ],
            "Q": [ 6691 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6692 ],
            "E": [ 6582 ],
            "Q": [ 6693 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6694 ],
            "E": [ 6582 ],
            "Q": [ 6695 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6696 ],
            "E": [ 6582 ],
            "Q": [ 6697 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6698 ],
            "E": [ 6582 ],
            "Q": [ 6699 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6700 ],
            "E": [ 6582 ],
            "Q": [ 6701 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6702 ],
            "E": [ 6582 ],
            "Q": [ 6703 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6704 ],
            "E": [ 6582 ],
            "Q": [ 6705 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6706 ],
            "E": [ 6582 ],
            "Q": [ 6591 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6707 ],
            "E": [ 6582 ],
            "Q": [ 6590 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6708 ],
            "E": [ 6582 ],
            "Q": [ 6589 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6709 ],
            "E": [ 6582 ],
            "Q": [ 6588 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6710 ],
            "E": [ 6582 ],
            "Q": [ 6711 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6712 ],
            "E": [ 6582 ],
            "Q": [ 6587 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6713 ],
            "E": [ 6582 ],
            "Q": [ 6586 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6714 ],
            "E": [ 6582 ],
            "Q": [ 6585 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6715 ],
            "E": [ 6582 ],
            "Q": [ 6584 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6716 ],
            "E": [ 6582 ],
            "Q": [ 6717 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6718 ],
            "E": [ 6582 ],
            "Q": [ 6719 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6720 ],
            "E": [ 6582 ],
            "Q": [ 6721 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6722 ],
            "E": [ 6582 ],
            "Q": [ 6723 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6724 ],
            "E": [ 6582 ],
            "Q": [ 6725 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6726 ],
            "E": [ 6582 ],
            "Q": [ 6727 ]
          }
        },
        "vid_I.pp_data_3_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:253.2-255.75|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6728 ],
            "E": [ 6582 ],
            "Q": [ 6729 ]
          }
        },
        "vid_I.pp_data_load_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:250.2-251.31|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6551 ],
            "Q": [ 6689 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6478 ],
            "I2": [ 6703 ],
            "I3": [ 6689 ],
            "O": [ 6714 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6481 ],
            "I2": [ 6701 ],
            "I3": [ 6689 ],
            "O": [ 6713 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6483 ],
            "I2": [ 6719 ],
            "I3": [ 6689 ],
            "O": [ 6698 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6545 ],
            "I2": [ 6717 ],
            "I3": [ 6689 ],
            "O": [ 6696 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6546 ],
            "I2": [ 6711 ],
            "I3": [ 6689 ],
            "O": [ 6694 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6547 ],
            "I2": [ 6693 ],
            "I3": [ 6689 ],
            "O": [ 6728 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6548 ],
            "I2": [ 6691 ],
            "I3": [ 6689 ],
            "O": [ 6726 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6567 ],
            "I2": [ 6688 ],
            "I3": [ 6689 ],
            "O": [ 6724 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6568 ],
            "I2": [ 6687 ],
            "I3": [ 6689 ],
            "O": [ 6722 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6569 ],
            "I2": [ 6686 ],
            "I3": [ 6689 ],
            "O": [ 6720 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6570 ],
            "I2": [ 6685 ],
            "I3": [ 6689 ],
            "O": [ 6718 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6571 ],
            "I2": [ 6684 ],
            "I3": [ 6689 ],
            "O": [ 6716 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6491 ],
            "I2": [ 6699 ],
            "I3": [ 6689 ],
            "O": [ 6712 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6572 ],
            "I2": [ 6683 ],
            "I3": [ 6689 ],
            "O": [ 6710 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6573 ],
            "I2": [ 6682 ],
            "I3": [ 6689 ],
            "O": [ 6692 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6574 ],
            "I2": [ 6680 ],
            "I3": [ 6689 ],
            "O": [ 6690 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6489 ],
            "I2": [ 6705 ],
            "I3": [ 6689 ],
            "O": [ 6715 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6493 ],
            "I2": [ 6697 ],
            "I3": [ 6689 ],
            "O": [ 6709 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6495 ],
            "I2": [ 6695 ],
            "I3": [ 6689 ],
            "O": [ 6708 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6497 ],
            "I2": [ 6729 ],
            "I3": [ 6689 ],
            "O": [ 6707 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6499 ],
            "I2": [ 6727 ],
            "I3": [ 6689 ],
            "O": [ 6706 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6501 ],
            "I2": [ 6725 ],
            "I3": [ 6689 ],
            "O": [ 6704 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6503 ],
            "I2": [ 6723 ],
            "I3": [ 6689 ],
            "O": [ 6702 ]
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6505 ],
            "I2": [ 6721 ],
            "I3": [ 6689 ],
            "O": [ 6700 ]
          }
        },
        "vid_I.pp_xdbl_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:224.2-227.5|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6730 ],
            "Q": [ 6582 ]
          }
        },
        "vid_I.pp_xdbl_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6582 ],
            "I3": [ 6611 ],
            "O": [ 6730 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6731 ],
            "CO": [ 6732 ],
            "I0": [ 6627 ],
            "I1": [ 6733 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 6734 ],
            "I0": [ 6631 ],
            "I1": [ 6733 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_CARRY_I1_1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6734 ],
            "CO": [ 6731 ],
            "I0": [ 6629 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.pp_ydbl_1_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6732 ],
            "CO": [ 6735 ],
            "I0": [ 6625 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.pp_ydbl_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6736 ],
            "E": [ 6611 ],
            "Q": [ 6733 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6737 ],
            "I2": [ 6738 ],
            "I3": [ 6739 ],
            "O": [ 6740 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6737 ],
            "I1": [ 6738 ],
            "I2": [ 6741 ],
            "I3": [ 6739 ],
            "O": [ 6736 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6737 ],
            "I1": [ 6738 ],
            "I2": [ 6741 ],
            "I3": [ 6739 ],
            "O": [ 6742 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6737 ],
            "I1": [ 6738 ],
            "I2": [ 6741 ],
            "I3": [ 6739 ],
            "O": [ 6743 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6631 ],
            "I2": [ 6733 ],
            "I3": [ "0" ],
            "O": [ 6630 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6627 ],
            "I2": [ 6733 ],
            "I3": [ 6731 ],
            "O": [ 6626 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6629 ],
            "I2": [ "0" ],
            "I3": [ 6734 ],
            "O": [ 6628 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6625 ],
            "I2": [ "0" ],
            "I3": [ 6732 ],
            "O": [ 6624 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6623 ],
            "I2": [ "0" ],
            "I3": [ 6735 ],
            "O": [ 6622 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6621 ],
            "I2": [ "0" ],
            "I3": [ 6744 ],
            "O": [ 6620 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6735 ],
            "CO": [ 6744 ],
            "I0": [ 6623 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6619 ],
            "I2": [ "0" ],
            "I3": [ 6745 ],
            "O": [ 6618 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6744 ],
            "CO": [ 6745 ],
            "I0": [ 6621 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6617 ],
            "I2": [ "0" ],
            "I3": [ 6746 ],
            "O": [ 6616 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6745 ],
            "CO": [ 6746 ],
            "I0": [ 6619 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6615 ],
            "I2": [ "0" ],
            "I3": [ 6747 ],
            "O": [ 6614 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6746 ],
            "CO": [ 6747 ],
            "I0": [ 6617 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6612 ],
            "I2": [ "0" ],
            "I3": [ 6748 ],
            "O": [ 6610 ]
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6747 ],
            "CO": [ 6748 ],
            "I0": [ 6615 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6742 ],
            "E": [ 6611 ],
            "Q": [ 6737 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6743 ],
            "E": [ 6611 ],
            "Q": [ 6741 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6740 ],
            "E": [ 6611 ],
            "Q": [ 6739 ],
            "R": [ 6613 ]
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6749 ],
            "E": [ 6611 ],
            "Q": [ 6738 ],
            "R": [ 6750 ]
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6738 ],
            "I2": [ 6741 ],
            "I3": [ 6739 ],
            "O": [ 6749 ]
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q_3_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6737 ],
            "I3": [ 6613 ],
            "O": [ 6750 ]
          }
        },
        "vid_I.tgen_I.h_last_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6751 ],
            "Q": [ 6752 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_last_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6518 ],
            "I2": [ 6519 ],
            "I3": [ 6752 ],
            "O": [ 6753 ]
          }
        },
        "vid_I.tgen_I.h_last_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6518 ],
            "I3": [ 6752 ],
            "O": [ 6754 ]
          }
        },
        "vid_I.tgen_I.h_last_SB_LUT4_I3_1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:102.2-106.30|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6754 ],
            "Q": [ 6518 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_last_SB_LUT4_I3_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:102.2-106.30|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6753 ],
            "Q": [ 6519 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6752 ],
            "I2": [ "1" ],
            "I3": [ 6755 ],
            "O": [ 6751 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6752 ],
            "I1": [ 6756 ],
            "I2": [ "1" ],
            "I3": [ 6757 ],
            "O": [ 6758 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6752 ],
            "I3": [ 6757 ],
            "O": [ 6759 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_1_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6758 ],
            "Q": [ 6756 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_1_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6759 ],
            "Q": [ 6757 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6752 ],
            "I1": [ 6760 ],
            "I2": [ "1" ],
            "I3": [ 6761 ],
            "O": [ 6762 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_2_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6762 ],
            "Q": [ 6760 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6757 ],
            "CO": [ 6761 ],
            "I0": [ 6756 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6752 ],
            "I1": [ 6763 ],
            "I2": [ "1" ],
            "I3": [ 6764 ],
            "O": [ 6765 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_3_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6765 ],
            "Q": [ 6763 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_3_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6764 ],
            "CO": [ 6766 ],
            "I0": [ 6763 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6761 ],
            "CO": [ 6764 ],
            "I0": [ 6760 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6752 ],
            "I1": [ 6767 ],
            "I2": [ "1" ],
            "I3": [ 6768 ],
            "O": [ 6769 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_4_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6769 ],
            "Q": [ 6767 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6770 ],
            "CO": [ 6768 ],
            "I0": [ 6771 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6752 ],
            "I1": [ 6772 ],
            "I2": [ "1" ],
            "I3": [ 6773 ],
            "O": [ 6774 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_5_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6774 ],
            "Q": [ 6772 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_5_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6773 ],
            "CO": [ 6775 ],
            "I0": [ 6772 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6768 ],
            "CO": [ 6773 ],
            "I0": [ 6767 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111101100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6518 ],
            "I1": [ 6519 ],
            "I2": [ 6752 ],
            "I3": [ 6776 ],
            "O": [ 6777 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6778 ],
            "I2": [ "1" ],
            "I3": [ 6779 ],
            "O": [ 6776 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6777 ],
            "Q": [ 6778 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6766 ],
            "CO": [ 6779 ],
            "I0": [ 6780 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6518 ],
            "I1": [ 6519 ],
            "I2": [ 6752 ],
            "I3": [ 6781 ],
            "O": [ 6782 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6783 ],
            "I2": [ "1" ],
            "I3": [ 6775 ],
            "O": [ 6781 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6518 ],
            "I2": [ 6752 ],
            "I3": [ 6784 ],
            "O": [ 6785 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6771 ],
            "I2": [ "1" ],
            "I3": [ 6770 ],
            "O": [ 6784 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6785 ],
            "Q": [ 6771 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6779 ],
            "CO": [ 6770 ],
            "I0": [ 6778 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6518 ],
            "I2": [ 6752 ],
            "I3": [ 6786 ],
            "O": [ 6787 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6780 ],
            "I2": [ "1" ],
            "I3": [ 6766 ],
            "O": [ 6786 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6787 ],
            "Q": [ 6780 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6775 ],
            "CO": [ 6755 ],
            "I0": [ 6783 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:121.2-125.19|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6782 ],
            "Q": [ 6783 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[0].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000000",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[0].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6788 ],
            "E": [ 6655 ],
            "Q": [ 6789 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[1].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000001",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[1].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6790 ],
            "E": [ 6655 ],
            "Q": [ 6791 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[1].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6789 ],
            "CO": [ 6792 ],
            "I0": [ 6791 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[2].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000010",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[2].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6793 ],
            "E": [ 6655 ],
            "Q": [ 6794 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[2].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6792 ],
            "CO": [ 6795 ],
            "I0": [ 6794 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[2].genblk1.dff_I_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6794 ],
            "I2": [ "1" ],
            "I3": [ 6792 ],
            "O": [ 6796 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[3].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000011",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[3].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6797 ],
            "E": [ 6655 ],
            "Q": [ 6798 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[3].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6795 ],
            "CO": [ 6799 ],
            "I0": [ 6798 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[3].genblk1.dff_I_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6798 ],
            "I2": [ "1" ],
            "I3": [ 6795 ],
            "O": [ 6800 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[4].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000100",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[4].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6801 ],
            "E": [ 6655 ],
            "Q": [ 6802 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[4].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6799 ],
            "CO": [ 6803 ],
            "I0": [ 6802 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[4].genblk1.dff_I_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6802 ],
            "I2": [ "1" ],
            "I3": [ 6799 ],
            "O": [ 6804 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[5].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000101",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[5].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6805 ],
            "E": [ 6655 ],
            "Q": [ 6806 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[5].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6803 ],
            "CO": [ 6807 ],
            "I0": [ 6806 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[6].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000110",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[6].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6808 ],
            "E": [ 6655 ],
            "Q": [ 6809 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[6].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6807 ],
            "CO": [ 6810 ],
            "I0": [ 6809 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[6].genblk1.dff_I_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6809 ],
            "I2": [ "1" ],
            "I3": [ 6807 ],
            "O": [ 6811 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[7].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000000",
            "RBEL_Z": "00000000000000000000000000000111",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[7].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6812 ],
            "E": [ 6655 ],
            "Q": [ 6813 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[7].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6810 ],
            "CO": [ 6814 ],
            "I0": [ 6813 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[7].genblk1.dff_I_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6813 ],
            "I2": [ "1" ],
            "I3": [ 6810 ],
            "O": [ 6815 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[8].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000001",
            "RBEL_Z": "00000000000000000000000000000000",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[8].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6816 ],
            "E": [ 6655 ],
            "Q": [ 6817 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[8].genblk1.dff_I_Q_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6814 ],
            "CO": [ 6818 ],
            "I0": [ 6817 ],
            "I1": [ "1" ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[8].genblk1.dff_I_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6817 ],
            "I2": [ "1" ],
            "I3": [ 6814 ],
            "O": [ 6819 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "RBEL_GROUP": " ",
            "RBEL_X": "00000000000000000000000000000000",
            "RBEL_Y": "00000000000000000000000000000001",
            "RBEL_Z": "00000000000000000000000000000001",
            "dont_touch": "true",
            "hdlname": "vid_I tgen_I v_cnt_I bit[9].genblk1.dff_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:206.14-212.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6820 ],
            "E": [ 6655 ],
            "Q": [ 6654 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:141.2-145.30|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6821 ],
            "Q": [ 6650 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:141.2-145.30|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6822 ],
            "Q": [ 6651 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6655 ],
            "O": [ 6822 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6655 ],
            "O": [ 6821 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6791 ],
            "I2": [ "1" ],
            "I3": [ 6789 ],
            "O": [ 6823 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.ce_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6518 ],
            "I2": [ 6519 ],
            "I3": [ 6752 ],
            "O": [ 6655 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6654 ],
            "I2": [ "1" ],
            "I3": [ 6818 ],
            "O": [ 6820 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6654 ],
            "I1": [ 6806 ],
            "I2": [ "1" ],
            "I3": [ 6803 ],
            "O": [ 6805 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111101100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6823 ],
            "O": [ 6790 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111101100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6796 ],
            "O": [ 6793 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111101100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6804 ],
            "O": [ 6801 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6811 ],
            "O": [ 6808 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6815 ],
            "O": [ 6812 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6819 ],
            "O": [ 6816 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6654 ],
            "I2": [ 6789 ],
            "I3": [ 6526 ],
            "O": [ 6788 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6650 ],
            "I3": [ 6651 ],
            "O": [ 6526 ]
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6654 ],
            "I3": [ 6800 ],
            "O": [ 6797 ]
          }
        },
        "vid_I.tgen_I.vid_active_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:179.2-196.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6824 ],
            "Q": [ 6609 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.vid_active_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6650 ],
            "I1": [ 6651 ],
            "I2": [ 6518 ],
            "I3": [ 6519 ],
            "O": [ 6824 ]
          }
        },
        "vid_I.tgen_I.vid_h_first_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:179.2-196.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6825 ],
            "Q": [ 6611 ],
            "R": [ 127 ]
          }
        },
        "vid_I.tgen_I.vid_h_first_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6826 ],
            "I2": [ 6518 ],
            "I3": [ 6519 ],
            "O": [ 6825 ]
          }
        },
        "vid_I.tgen_I.vid_h_first_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:96.2-100.22|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6752 ],
            "Q": [ 6826 ],
            "S": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6827 ],
            "Q": [ 6828 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6829 ],
            "Q": [ 6830 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6831 ],
            "Q": [ 6832 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6833 ],
            "Q": [ 6834 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6835 ],
            "Q": [ 6836 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6837 ],
            "Q": [ 6838 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6839 ],
            "Q": [ 6840 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6841 ],
            "Q": [ 6842 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6843 ],
            "Q": [ 6844 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6845 ],
            "Q": [ 6846 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6847 ],
            "Q": [ 6848 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6849 ],
            "Q": [ 6850 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6851 ],
            "Q": [ 6852 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6853 ],
            "Q": [ 6854 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6855 ],
            "Q": [ 6856 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_frame_cnt_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:178.2-182.63|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6857 ],
            "Q": [ 6858 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_in_vbl_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:175.2-176.74|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6859 ],
            "Q": [ 6860 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6860 ],
            "I2": [ 6613 ],
            "I3": [ 6861 ],
            "O": [ 6859 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 6862 ],
            "I0": [ 6842 ],
            "I1": [ 6861 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6862 ],
            "CO": [ 6863 ],
            "I0": [ 6840 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6842 ],
            "I2": [ 6861 ],
            "I3": [ "0" ],
            "O": [ 6841 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6828 ],
            "I2": [ "0" ],
            "I3": [ 6864 ],
            "O": [ 6827 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6852 ],
            "I2": [ "0" ],
            "I3": [ 6865 ],
            "O": [ 6851 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6834 ],
            "I2": [ "0" ],
            "I3": [ 6866 ],
            "O": [ 6833 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6867 ],
            "CO": [ 6866 ],
            "I0": [ 6836 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6832 ],
            "I2": [ "0" ],
            "I3": [ 6868 ],
            "O": [ 6831 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6866 ],
            "CO": [ 6868 ],
            "I0": [ 6834 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6858 ],
            "I2": [ "0" ],
            "I3": [ 6869 ],
            "O": [ 6857 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6868 ],
            "CO": [ 6869 ],
            "I0": [ 6832 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6856 ],
            "I2": [ "0" ],
            "I3": [ 6870 ],
            "O": [ 6855 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6869 ],
            "CO": [ 6870 ],
            "I0": [ 6858 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6854 ],
            "I2": [ "0" ],
            "I3": [ 6871 ],
            "O": [ 6853 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6870 ],
            "CO": [ 6871 ],
            "I0": [ 6856 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6871 ],
            "CO": [ 6865 ],
            "I0": [ 6854 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6850 ],
            "I2": [ "0" ],
            "I3": [ 6872 ],
            "O": [ 6849 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6865 ],
            "CO": [ 6872 ],
            "I0": [ 6852 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6848 ],
            "I2": [ "0" ],
            "I3": [ 6873 ],
            "O": [ 6847 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6872 ],
            "CO": [ 6873 ],
            "I0": [ 6850 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6846 ],
            "I2": [ "0" ],
            "I3": [ 6874 ],
            "O": [ 6845 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6873 ],
            "CO": [ 6874 ],
            "I0": [ 6848 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6844 ],
            "I2": [ "0" ],
            "I3": [ 6875 ],
            "O": [ 6843 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6874 ],
            "CO": [ 6875 ],
            "I0": [ 6846 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6830 ],
            "I2": [ "0" ],
            "I3": [ 6876 ],
            "O": [ 6829 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6875 ],
            "CO": [ 6876 ],
            "I0": [ 6844 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6840 ],
            "I2": [ "0" ],
            "I3": [ 6862 ],
            "O": [ 6839 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6838 ],
            "I2": [ "0" ],
            "I3": [ 6863 ],
            "O": [ 6837 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6836 ],
            "I2": [ "0" ],
            "I3": [ 6867 ],
            "O": [ 6835 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6863 ],
            "CO": [ 6867 ],
            "I0": [ 6838 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6876 ],
            "CO": [ 6864 ],
            "I0": [ 6830 ],
            "I1": [ "0" ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6877 ],
            "I3": [ 6878 ],
            "O": [ 6861 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:179.2-196.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6879 ],
            "Q": [ 6877 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:179.2-196.6|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6655 ],
            "Q": [ 6878 ],
            "R": [ 127 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6650 ],
            "I2": [ 6651 ],
            "I3": [ 6654 ],
            "O": [ 6879 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5641 ],
            "I1": [ 718 ],
            "I2": [ 5980 ],
            "I3": [ 6860 ],
            "O": [ 6880 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6567 ],
            "I2": [ 6479 ],
            "I3": [ 6880 ],
            "O": [ 863 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6546 ],
            "I2": [ 6479 ],
            "I3": [ 6881 ],
            "O": [ 866 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6547 ],
            "I2": [ 6479 ],
            "I3": [ 6882 ],
            "O": [ 865 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5663 ],
            "I2": [ 6575 ],
            "I3": [ 6479 ],
            "O": [ 885 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6576 ],
            "I2": [ 5662 ],
            "I3": [ 6479 ],
            "O": [ 884 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5661 ],
            "I2": [ 6577 ],
            "I3": [ 6479 ],
            "O": [ 883 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5660 ],
            "I2": [ 6578 ],
            "I3": [ 6479 ],
            "O": [ 882 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6545 ],
            "I2": [ 6479 ],
            "I3": [ 6883 ],
            "O": [ 867 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5642 ],
            "I2": [ 5980 ],
            "I3": [ 6846 ],
            "O": [ 6883 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5650 ],
            "I2": [ 5980 ],
            "I3": [ 6830 ],
            "O": [ 6882 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6548 ],
            "I2": [ 6479 ],
            "I3": [ 6884 ],
            "O": [ 864 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5649 ],
            "I1": [ 718 ],
            "I2": [ 5980 ],
            "I3": [ 6828 ],
            "O": [ 6884 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6568 ],
            "I2": [ 5640 ],
            "I3": [ 6479 ],
            "O": [ 862 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5639 ],
            "I2": [ 6569 ],
            "I3": [ 6479 ],
            "O": [ 861 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6570 ],
            "I2": [ 5638 ],
            "I3": [ 6479 ],
            "O": [ 860 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5637 ],
            "I2": [ 6571 ],
            "I3": [ 6479 ],
            "O": [ 859 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6572 ],
            "I2": [ 5636 ],
            "I3": [ 6479 ],
            "O": [ 858 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5665 ],
            "I2": [ 6573 ],
            "I3": [ 6479 ],
            "O": [ 887 ]
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 5664 ],
            "I2": [ 6574 ],
            "I3": [ 6479 ],
            "O": [ 886 ]
          }
        },
        "vid_I.wb_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:303.2-304.60|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6885 ],
            "Q": [ 5980 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5980 ],
            "I2": [ 5659 ],
            "I3": [ 6842 ],
            "O": [ 6490 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5652 ],
            "I2": [ 5980 ],
            "I3": [ 6848 ],
            "O": [ 6484 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5653 ],
            "I2": [ 5980 ],
            "I3": [ 6850 ],
            "O": [ 6506 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5658 ],
            "I2": [ 5980 ],
            "I3": [ 6840 ],
            "O": [ 6480 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5651 ],
            "I2": [ 5980 ],
            "I3": [ 6844 ],
            "O": [ 6881 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5643 ],
            "I2": [ 5980 ],
            "I3": [ 6852 ],
            "O": [ 6504 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5644 ],
            "I2": [ 5980 ],
            "I3": [ 6854 ],
            "O": [ 6502 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5645 ],
            "I2": [ 5980 ],
            "I3": [ 6856 ],
            "O": [ 6500 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5647 ],
            "I2": [ 5980 ],
            "I3": [ 6858 ],
            "O": [ 6498 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5654 ],
            "I2": [ 5980 ],
            "I3": [ 6832 ],
            "O": [ 6496 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5655 ],
            "I2": [ 5980 ],
            "I3": [ 6834 ],
            "O": [ 6494 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5648 ],
            "I2": [ 5980 ],
            "I3": [ 6836 ],
            "O": [ 6492 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 5656 ],
            "I2": [ 5980 ],
            "I3": [ 6838 ],
            "O": [ 6482 ]
          }
        },
        "vid_I.wb_ack_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 718 ],
            "I3": [ 5980 ],
            "O": [ 6479 ]
          }
        },
        "vid_I.wb_cyc_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:294.2-302.5|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 42 ],
            "D": [ 6886 ],
            "Q": [ 6887 ],
            "R": [ 127 ]
          }
        },
        "vid_I.wb_cyc_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6887 ],
            "I2": [ 5980 ],
            "I3": [ 6888 ],
            "O": [ 6886 ]
          }
        },
        "vid_I.wb_cyc_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 6887 ],
            "I2": [ 5980 ],
            "I3": [ 6551 ],
            "O": [ 6885 ]
          }
        },
        "vid_I.wb_cyc_SB_LUT4_I1_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6887 ],
            "I2": [ 5980 ],
            "I3": [ 469 ],
            "O": [ 6566 ]
          }
        },
        "vid_I.wb_cyc_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 689 ],
            "I2": [ 687 ],
            "I3": [ 5632 ],
            "O": [ 6888 ]
          }
        }
      },
      "netnames": {
        "bram_I.addr": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41 ],
          "attributes": {
            "hdlname": "bram_I addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/soc_bram.v:16.23-16.27"
          }
        },
        "bram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "bram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/soc_bram.v:21.23-21.26"
          }
        },
        "bram_I.mem.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "bram_I.mem.0.1_WCLKE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "bram_I.rdata": {
          "hide_name": 0,
          "bits": [ 43, 51, 47, 55, 45, 53, 49, 57, 44, 52, 48, 56, 46, 54, 50, 58, 78, 86, 82, 90, 80, 88, 84, 92, 79, 87, 83, 91, 81, 89, 85, 93 ],
          "attributes": {
            "hdlname": "bram_I rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/soc_bram.v:17.23-17.28"
          }
        },
        "bram_I.wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "bram_I wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/soc_bram.v:18.23-18.28"
          }
        },
        "btn": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:32.14-32.17"
          }
        },
        "cache_I.age_next.w": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I age_next.w",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:398.11-398.12"
          }
        },
        "cache_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:51.14-51.17"
          }
        },
        "cache_I.cnt_ofs": {
          "hide_name": 0,
          "bits": [ 117, 115, 112 ],
          "attributes": {
            "hdlname": "cache_I cnt_ofs",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:103.14-103.21"
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 117, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:224.15-224.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_I.cnt_ofs_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "cache_I.ctrl_bus_mode": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I ctrl_bus_mode",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:99.14-99.27"
          }
        },
        "cache_I.ctrl_state_nxt": {
          "hide_name": 0,
          "bits": [ 128, 126 ],
          "attributes": {
            "hdlname": "cache_I ctrl_state_nxt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:97.14-97.28"
          }
        },
        "cache_I.ctrl_state_nxt_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 123, 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 131, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 129, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 135, 136, 137, 138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ctrl_state_nxt_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 139, 140, 141, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ctrl_tagram_we": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "hdlname": "cache_I ctrl_tagram_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:100.14-100.28"
          }
        },
        "cache_I.data_ram_I.addr": {
          "hide_name": 0,
          "bits": [ 6889, 6890, 6891, 152, 153, 154, 155, 156, 157, 158, 159, 160, 6892, 6893 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:23.21-23.25",
            "unused_bits": "0 1 2 12 13"
          }
        },
        "cache_I.data_ram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:29.21-29.24"
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_1": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 201, 202, 121, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_2": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_3": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_ADDRESS_4": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_1": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_10": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_11": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_12": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_13": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_14": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_15": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_2": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_3": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_4": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_5": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_6": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_7": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_8": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_DATAIN_9": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN_1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN_2": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_MASKWREN_3": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[0].ram_I_WREN": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_1": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_10": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_11": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_12": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_13": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_14": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_15": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_2": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_3": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_4": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_5": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_6": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_7": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_8": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.genblk1[0].genblk1[1].ram_I_DATAIN_9": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "cache_I.data_ram_I.map.n": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I data_ram_I map.n",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:83.11-83.12"
          }
        },
        "cache_I.data_ram_I.map.o": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I data_ram_I map.o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:83.17-83.18"
          }
        },
        "cache_I.data_ram_I.map.x": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I data_ram_I map.x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:83.14-83.15"
          }
        },
        "cache_I.data_ram_I.mem_addr": {
          "hide_name": 0,
          "bits": [ 6889, 6890, 6891, 152, 153, 154, 155, 156, 157, 158, 159, 160, 6892, 6893 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I mem_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:53.17-53.25",
            "unused_bits": "0 1 2 12 13"
          }
        },
        "cache_I.data_ram_I.mem_do[0]": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I mem_do[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:64.17-64.23"
          }
        },
        "cache_I.data_ram_I.mem_do[1]": {
          "hide_name": 0,
          "bits": [ 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I mem_do[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:64.17-64.23"
          }
        },
        "cache_I.data_ram_I.mem_do_m[0]": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I mem_do_m[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:59.17-59.25"
          }
        },
        "cache_I.data_ram_I.mem_do_w": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I mem_do_w",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:60.17-60.25"
          }
        },
        "cache_I.data_ram_I.mem_sel": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cache_I data_ram_I mem_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:55.17-55.24"
          }
        },
        "cache_I.data_ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 249, 250, 251, 252, 184, 185, 186, 187, 253, 254, 255, 256, 188, 189, 190, 191, 257, 258, 259, 260, 192, 193, 194, 195, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:24.21-24.28"
          }
        },
        "cache_I.data_ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 6894, 6894, 6895, 6895, 6896, 6896, 6897, 6897 ],
          "attributes": {
            "hdlname": "cache_I data_ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_spram_gen.v:27.21-27.28",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "cache_I.dirty_next.w": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I dirty_next.w",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:366.11-366.12"
          }
        },
        "cache_I.dm_addr": {
          "hide_name": 0,
          "bits": [ 6889, 6890, 6891, 152, 153, 154, 155, 156, 157, 158, 159, 160, 6892, 6893 ],
          "attributes": {
            "hdlname": "cache_I dm_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:154.14-154.21",
            "unused_bits": "0 1 2 12 13"
          }
        },
        "cache_I.dm_rdata": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 249, 250, 251, 252, 184, 185, 186, 187, 253, 254, 255, 256, 188, 189, 190, 191, 257, 258, 259, 260, 192, 193, 194, 195, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_I dm_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:155.14-155.22"
          }
        },
        "cache_I.dm_wmsk": {
          "hide_name": 0,
          "bits": [ 6894, 6895, 6896, 6897 ],
          "attributes": {
            "hdlname": "cache_I dm_wmsk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:159.14-159.21",
            "unused_bits": "0 1 2 3"
          }
        },
        "cache_I.dm_wmsk_nibble": {
          "hide_name": 0,
          "bits": [ 6894, 6894, 6895, 6895, 6896, 6896, 6897, 6897 ],
          "attributes": {
            "hdlname": "cache_I dm_wmsk_nibble",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:158.14-158.28",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "cache_I.ev_tag": {
          "hide_name": 0,
          "bits": [ 297, 284, 287, 309, 315, 322, 329, 336, 343, 350, 357, 290 ],
          "attributes": {
            "hdlname": "cache_I ev_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:147.14-147.20"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 288, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 295, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 285, 286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 306, 307, 148, 308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 313, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 320, 321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 327, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 334, 335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 341, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 348, 349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 355, 356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_tag_r": {
          "hide_name": 0,
          "bits": [ 365, 364, 373, 372, 371, 370, 369, 368, 367, 366, 363, 362 ],
          "attributes": {
            "hdlname": "cache_I ev_tag_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:151.14-151.22"
          }
        },
        "cache_I.ev_valid": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "hdlname": "cache_I ev_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:145.14-145.22"
          }
        },
        "cache_I.ev_valid_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 374, 375, 147, 376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_valid_r": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "hdlname": "cache_I ev_valid_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:150.14-150.24"
          }
        },
        "cache_I.ev_way": {
          "hide_name": 0,
          "bits": [ 393, 386 ],
          "attributes": {
            "hdlname": "cache_I ev_way",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:144.14-144.20"
          }
        },
        "cache_I.ev_way_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 281, 282, 148, 283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_way_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 387, 388, 147, 141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_way_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 392, 147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_way_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 389, 144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.ev_way_r": {
          "hide_name": 0,
          "bits": [ 201, 209 ],
          "attributes": {
            "hdlname": "cache_I ev_way_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:149.14-149.22"
          }
        },
        "cache_I.evict.w": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I evict.w",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:332.11-332.12"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:48.21-48.24"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 300, 401, 319, 402, 302, 403, 330, 404, 387, 405, 326, 406, 310, 407, 339, 408 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6899, 6900, 6899, 6900, 6899, 6900, 6899, 6900, 6899, 6900, 6899, 6900, 6899, 6900, 6899, 6900 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 300, 387, 302, 310, 319, 326, 330, 339 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 300, 387, 302, 310, 319, 326, 330, 339, 401, 405, 403, 407, 402, 406, 404, 408 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[0].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 473, 473, 473, 473, 473, 473, 473, 473 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[0].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.genblk2.genblk1.genblk1.ebr_I_MASK": {
          "hide_name": 0,
          "bits": [ 394, 395, 426, 427, 394, 395, 428, 429, 394, 395, 426, 427, 394, 395, 430, 431 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 346, 432, 433, 434, 360, 435, 139, 436, 352, 437, 438, 439, 291, 440, 378, 441 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 442, 442, 443, 443, 444, 444, 445, 445, 446, 446, 447, 447, 448, 448, 449, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6899, 6900, 426, 6898, 6899, 6900, 6901, 6902, 6899, 6900, 426, 6898, 6899, 6900, 6903, 6904 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 3 4 5 6 7 8 9 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 346, 352, 360, 291, 433, 438, 139, 378 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 346, 352, 360, 291, 433, 438, 139, 378, 432, 437, 435, 440, 434, 439, 436, 441 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 442, 446, 444, 448, 443, 447, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.genblk1[1].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 473, 473, 473, 473, "0", "0", 472, 471 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I genblk1[1].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:80.24-80.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_age": {
          "hide_name": 0,
          "bits": [ 433, 438 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:44.21-44.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_dirty": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:43.21-43.28"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:40.21-40.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_idx": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:39.21-39.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_tag": {
          "hide_name": 0,
          "bits": [ 300, 387, 302, 310, 319, 326, 330, 339, 346, 352, 360, 291 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:45.21-45.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_val": {
          "hide_name": 0,
          "bits": [ 300, 387, 302, 310, 319, 326, 330, 339, 346, 352, 360, 291, 433, 438, 139, 378 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:82.24-82.29"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.r_valid": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I r_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:42.21-42.28"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:78.24-78.30"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_addr_r": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_addr_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:79.24-79.32"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age": {
          "hide_name": 0,
          "bits": [ 455, 452 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:33.21-33.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 378, 121, 453, 454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 433, 457, 458, 459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 378, 125, 450, 451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_age_we": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_age_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:32.21-32.29"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_dirty": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:30.21-30.28"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_ena": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:24.21-24.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_ena_r": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_ena_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:88.7-88.14"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_idx": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:23.21-23.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk": {
          "hide_name": 0,
          "bits": [ 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, "0", "0", 468, 467 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_msk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:85.24-85.29"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 205, 557, 121, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 123, 124, 456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r": {
          "hide_name": 0,
          "bits": [ 473, 473, 473, 473, 473, 473, 473, 473, 473, 473, 473, 473, "0", "0", 472, 471 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_msk_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:86.24-86.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_msk_r_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 394, 395, 394, 395, 394, 395, 394, 395, 394, 395, 394, 395, 394, 395, 394, 395 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_tag": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:36.21-36.26"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480, 455, 452, 125, 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:83.24-83.29"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_val_r": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425, 442, 446, 444, 448, 443, 447, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_val_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:84.24-84.31"
          }
        },
        "cache_I.genblk1[0].tag_ram_I.w_valid": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[0].tag_ram_I w_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:27.21-27.28"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:48.21-48.24"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 298, 488, 317, 489, 304, 490, 333, 491, 281, 492, 324, 493, 306, 494, 338, 495 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6905, 6906, 6905, 6906, 6905, 6906, 6905, 6906, 6905, 6906, 6905, 6906, 6905, 6906, 6905, 6906 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 298, 281, 304, 306, 317, 324, 333, 338 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 298, 281, 304, 306, 317, 324, 333, 338, 488, 492, 490, 494, 489, 493, 491, 495 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[0].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 524, 524, 524, 524, 524, 524, 524, 524 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[0].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.genblk2.genblk1.genblk1.ebr_I_MASK": {
          "hide_name": 0,
          "bits": [ 486, 487, 426, 427, 486, 487, 496, 497, 486, 487, 426, 427, 486, 487, 498, 499 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 345, 500, 385, 501, 359, 502, 145, 503, 353, 504, 384, 505, 293, 506, 379, 507 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 442, 442, 508, 508, 444, 444, 445, 445, 446, 446, 509, 509, 448, 448, 449, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6905, 6906, 426, 6898, 6905, 6906, 6907, 6908, 6905, 6906, 426, 6898, 6905, 6906, 6909, 6910 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 3 4 5 6 7 8 9 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 345, 353, 359, 293, 385, 384, 145, 379 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 345, 353, 359, 293, 385, 384, 145, 379, 500, 504, 502, 506, 501, 505, 503, 507 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 442, 446, 444, 448, 508, 509, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.genblk1[1].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 524, 524, 524, 524, "0", "0", 523, 522 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I genblk1[1].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:80.24-80.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_age": {
          "hide_name": 0,
          "bits": [ 385, 384 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:44.21-44.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_dirty": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:43.21-43.28"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:40.21-40.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_idx": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:39.21-39.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_tag": {
          "hide_name": 0,
          "bits": [ 298, 281, 304, 306, 317, 324, 333, 338, 345, 353, 359, 293 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:45.21-45.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_val": {
          "hide_name": 0,
          "bits": [ 298, 281, 304, 306, 317, 324, 333, 338, 345, 353, 359, 293, 385, 384, 145, 379 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:82.24-82.29"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.r_valid": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I r_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:42.21-42.28"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_addr": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:78.24-78.30"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_addr_r": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_addr_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:79.24-79.32"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age": {
          "hide_name": 0,
          "bits": [ 515, 512 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:33.21-33.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 379, 121, 513, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 379, 125, 510, 511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_age_we": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_age_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:32.21-32.29"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_dirty": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:30.21-30.28"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_ena": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:24.21-24.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_ena_r": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_ena_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:88.7-88.14"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_idx": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:23.21-23.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk": {
          "hide_name": 0,
          "bits": [ 519, 519, 519, 519, 519, 519, 519, 519, 519, 519, 519, 519, "0", "0", 521, 520 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_msk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:85.24-85.29"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 384, 385, 383, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r": {
          "hide_name": 0,
          "bits": [ 524, 524, 524, 524, 524, 524, 524, 524, 524, 524, 524, 524, "0", "0", 523, 522 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_msk_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:86.24-86.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_msk_r_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 486, 487, 486, 487, 486, 487, 486, 487, 486, 487, 486, 487, 486, 487, 486, 487 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_tag": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:36.21-36.26"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_val": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480, 515, 512, 125, 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:83.24-83.29"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_val_r": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425, 442, 446, 444, 448, 508, 509, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_val_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:84.24-84.31"
          }
        },
        "cache_I.genblk1[1].tag_ram_I.w_valid": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[1].tag_ram_I w_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:27.21-27.28"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:48.21-48.24"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 299, 527, 316, 528, 305, 529, 332, 530, 388, 531, 325, 532, 311, 533, 337, 534 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6911, 6912, 6911, 6912, 6911, 6912, 6911, 6912, 6911, 6912, 6911, 6912, 6911, 6912, 6911, 6912 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 299, 388, 305, 311, 316, 325, 332, 337 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 299, 388, 305, 311, 316, 325, 332, 337, 527, 531, 529, 533, 528, 532, 530, 534 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[0].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 565, 565, 565, 565, 565, 565, 565, 565 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[0].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.genblk2.genblk1.genblk1.ebr_I_MASK": {
          "hide_name": 0,
          "bits": [ 525, 526, 426, 427, 525, 526, 535, 536, 525, 526, 426, 427, 525, 526, 537, 538 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 344, 539, 391, 540, 358, 541, 146, 542, 354, 543, 390, 544, 294, 545, 374, 546 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 442, 442, 547, 547, 444, 444, 445, 445, 446, 446, 548, 548, 448, 448, 449, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6911, 6912, 426, 6898, 6911, 6912, 6913, 6914, 6911, 6912, 426, 6898, 6911, 6912, 6915, 6916 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 3 4 5 6 7 8 9 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 344, 354, 358, 294, 391, 390, 146, 374 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 344, 354, 358, 294, 391, 390, 146, 374, 539, 543, 541, 545, 540, 544, 542, 546 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 442, 446, 444, 448, 547, 548, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.genblk1[1].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 565, 565, 565, 565, "0", "0", 564, 563 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I genblk1[1].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:80.24-80.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_age": {
          "hide_name": 0,
          "bits": [ 391, 390 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:44.21-44.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_dirty": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:43.21-43.28"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:40.21-40.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_idx": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:39.21-39.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_tag": {
          "hide_name": 0,
          "bits": [ 299, 388, 305, 311, 316, 325, 332, 337, 344, 354, 358, 294 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:45.21-45.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_val": {
          "hide_name": 0,
          "bits": [ 299, 388, 305, 311, 316, 325, 332, 337, 344, 354, 358, 294, 391, 390, 146, 374 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:82.24-82.29"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.r_valid": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I r_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:42.21-42.28"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_addr": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:78.24-78.30"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_addr_r": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_addr_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:79.24-79.32"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age": {
          "hide_name": 0,
          "bits": [ 554, 551 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:33.21-33.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 374, 121, 552, 553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 391, 205, 555, 556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 380, 460, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 385, 137, 517, 518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 558, 559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 374, 125, 549, 550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 380, 382, 202, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_age_we": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_age_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:32.21-32.29"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_dirty": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:30.21-30.28"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_ena": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:24.21-24.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_ena_r": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_ena_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:88.7-88.14"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_idx": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:23.21-23.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk": {
          "hide_name": 0,
          "bits": [ 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, "0", "0", 562, 561 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_msk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:85.24-85.29"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 390, 391, 383, 557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r": {
          "hide_name": 0,
          "bits": [ 565, 565, 565, 565, 565, 565, 565, 565, 565, 565, 565, 565, "0", "0", 564, 563 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_msk_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:86.24-86.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_msk_r_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 525, 526, 525, 526, 525, 526, 525, 526, 525, 526, 525, 526, 525, 526, 525, 526 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_tag": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:36.21-36.26"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_val": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480, 554, 551, 125, 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:83.24-83.29"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_val_r": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425, 442, 446, 444, 448, 547, 548, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_val_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:84.24-84.31"
          }
        },
        "cache_I.genblk1[2].tag_ram_I.w_valid": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[2].tag_ram_I w_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:27.21-27.28"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:48.21-48.24"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 301, 568, 318, 569, 303, 570, 331, 571, 389, 572, 323, 573, 312, 574, 340, 575 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 418, 418, 419, 419, 420, 420, 421, 421, 422, 422, 423, 423, 424, 424, 425, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6917, 6918, 6917, 6918, 6917, 6918, 6917, 6918, 6917, 6918, 6917, 6918, 6917, 6918, 6917, 6918 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 301, 389, 303, 312, 318, 323, 331, 340 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 301, 389, 303, 312, 318, 323, 331, 340, 568, 572, 570, 574, 569, 573, 571, 575 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[0].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 604, 604, 604, 604, 604, 604, 604, 604 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[0].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:104$4650.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:105$4651.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I bitrev16$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:81$4649.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.genblk1.submask": {
          "hide_name": 0,
          "bits": [ 426, 426, 426, 426, 426, 426, 426, 426, 6898, 6898, 6898, 6898, 6898, 6898, 6898, 6898 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I genblk1.submask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:102.16-102.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 396, 397, 398, 399, 37, "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I ram_rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 347, 580, 382, 581, 361, 582, 143, 583, 351, 584, 380, 585, 292, 586, 381, 587 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I ram_wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 442, 442, 588, 588, 444, 444, 445, 445, 446, 446, 589, 589, 448, 448, 449, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.ram_wr_mask": {
          "hide_name": 0,
          "bits": [ 6917, 6918, 426, 6898, 6917, 6918, 6919, 6920, 6917, 6918, 426, 6898, 6917, 6918, 6921, 6922 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I ram_wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25",
            "unused_bits": "0 1 3 4 5 6 7 8 9 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.rd_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I rd_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I rd_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 347, 351, 361, 292, 382, 380, 143, 381 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.rd_data_i": {
          "hide_name": 0,
          "bits": [ 347, 351, 361, 292, 382, 380, 143, 381, 580, 584, 582, 586, 581, 585, 583, 587 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I rd_data_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23",
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.wr_addr": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I wr_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I wr_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 442, 446, 444, 448, 588, 589, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.genblk1[1].ram_I.wr_mask": {
          "hide_name": 0,
          "bits": [ 604, 604, 604, 604, "0", "0", 603, 602 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I genblk1[1].ram_I wr_mask",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:80.24-80.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_age": {
          "hide_name": 0,
          "bits": [ 382, 380 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:44.21-44.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_dirty": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:43.21-43.28"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_ena": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:40.21-40.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_idx": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:39.21-39.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_tag": {
          "hide_name": 0,
          "bits": [ 301, 389, 303, 312, 318, 323, 331, 340, 347, 351, 361, 292 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:45.21-45.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_val": {
          "hide_name": 0,
          "bits": [ 301, 389, 303, 312, 318, 323, 331, 340, 347, 351, 361, 292, 382, 380, 143, 381 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:82.24-82.29"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.r_valid": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I r_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:42.21-42.28"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_addr": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:78.24-78.30"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_addr_r": {
          "hide_name": 0,
          "bits": [ 426, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_addr_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:79.24-79.32"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age": {
          "hide_name": 0,
          "bits": [ 595, 592 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_age",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:33.21-33.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 381, 121, 593, 594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 382, 202, 597, 598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 381, 125, 590, 591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_age_we": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_age_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:32.21-32.29"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_dirty": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_dirty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:30.21-30.28"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_ena": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:24.21-24.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_ena_r": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_ena_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:88.7-88.14"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_idx": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:23.21-23.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk": {
          "hide_name": 0,
          "bits": [ 599, 599, 599, 599, 599, 599, 599, 599, 599, 599, 599, 599, "0", "0", 601, 600 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_msk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:85.24-85.29"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 380, 382, 383, 596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r": {
          "hide_name": 0,
          "bits": [ 604, 604, 604, 604, 604, 604, 604, 604, 604, 604, 604, 604, "0", "0", 603, 602 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_msk_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:86.24-86.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_5_O": {
          "hide_name": 0,
          "bits": [ 566, 567, 426, 427, 566, 567, 576, 577, 566, 567, 426, 427, 566, 567, 578, 579 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_msk_r_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 566, 567, 566, 567, 566, 567, 566, 567, 566, 567, 566, 567, 566, 567, 566, 567 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_ebr.v:161.6-173.5|/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_tag": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:36.21-36.26"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_val": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480, 595, 592, 125, 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:83.24-83.29"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_val_r": {
          "hide_name": 0,
          "bits": [ 418, 422, 420, 424, 419, 423, 421, 425, 442, 446, 444, 448, 588, 589, 445, 449 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_val_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:84.24-84.31"
          }
        },
        "cache_I.genblk1[3].tag_ram_I.w_valid": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I genblk1[3].tag_ram_I w_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_ram.v:27.21-27.28"
          }
        },
        "cache_I.genblk2[0].tag_match_I.agg_in": {
          "hide_name": 0,
          "bits": [ 608, 609, 610, 611, 612, 613, 378, "1" ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I agg_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:37.20-37.26"
          }
        },
        "cache_I.genblk2[0].tag_match_I.agg_out": {
          "hide_name": 0,
          "bits": [ 606, 605 ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I agg_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:38.20-38.27"
          }
        },
        "cache_I.genblk2[0].tag_match_I.agg_out_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 438, 457, 462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk2[0].tag_match_I.cmp_in0": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I cmp_in0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:33.20-33.27"
          }
        },
        "cache_I.genblk2[0].tag_match_I.cmp_in1": {
          "hide_name": 0,
          "bits": [ 300, 387, 302, 310, 319, 326, 330, 339, 346, 352, 360, 291 ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I cmp_in1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:34.20-34.27"
          }
        },
        "cache_I.genblk2[0].tag_match_I.cmp_out": {
          "hide_name": 0,
          "bits": [ 608, 609, 610, 611, 612, 613 ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I cmp_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:35.20-35.27"
          }
        },
        "cache_I.genblk2[0].tag_match_I.ref": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I ref",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:15.30-15.33"
          }
        },
        "cache_I.genblk2[0].tag_match_I.tag": {
          "hide_name": 0,
          "bits": [ 300, 387, 302, 310, 319, 326, 330, 339, 346, 352, 360, 291 ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:16.30-16.33"
          }
        },
        "cache_I.genblk2[0].tag_match_I.valid": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "hdlname": "cache_I genblk2[0].tag_match_I valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:17.14-17.19"
          }
        },
        "cache_I.genblk2[1].tag_match_I.agg_in": {
          "hide_name": 0,
          "bits": [ 616, 617, 618, 619, 620, 621, 379, "1" ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I agg_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:37.20-37.26"
          }
        },
        "cache_I.genblk2[1].tag_match_I.agg_out": {
          "hide_name": 0,
          "bits": [ 615, 614 ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I agg_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:38.20-38.27"
          }
        },
        "cache_I.genblk2[1].tag_match_I.cmp_in0": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I cmp_in0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:33.20-33.27"
          }
        },
        "cache_I.genblk2[1].tag_match_I.cmp_in1": {
          "hide_name": 0,
          "bits": [ 298, 281, 304, 306, 317, 324, 333, 338, 345, 353, 359, 293 ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I cmp_in1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:34.20-34.27"
          }
        },
        "cache_I.genblk2[1].tag_match_I.cmp_out": {
          "hide_name": 0,
          "bits": [ 616, 617, 618, 619, 620, 621 ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I cmp_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:35.20-35.27"
          }
        },
        "cache_I.genblk2[1].tag_match_I.ref": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I ref",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:15.30-15.33"
          }
        },
        "cache_I.genblk2[1].tag_match_I.tag": {
          "hide_name": 0,
          "bits": [ 298, 281, 304, 306, 317, 324, 333, 338, 345, 353, 359, 293 ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:16.30-16.33"
          }
        },
        "cache_I.genblk2[1].tag_match_I.valid": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "hdlname": "cache_I genblk2[1].tag_match_I valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:17.14-17.19"
          }
        },
        "cache_I.genblk2[2].tag_match_I.agg_in": {
          "hide_name": 0,
          "bits": [ 624, 625, 626, 627, 628, 629, 374, "1" ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I agg_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:37.20-37.26"
          }
        },
        "cache_I.genblk2[2].tag_match_I.agg_out": {
          "hide_name": 0,
          "bits": [ 623, 622 ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I agg_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:38.20-38.27"
          }
        },
        "cache_I.genblk2[2].tag_match_I.agg_out_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 384, 390, 204, 205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk2[2].tag_match_I.cmp_in0": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I cmp_in0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:33.20-33.27"
          }
        },
        "cache_I.genblk2[2].tag_match_I.cmp_in1": {
          "hide_name": 0,
          "bits": [ 299, 388, 305, 311, 316, 325, 332, 337, 344, 354, 358, 294 ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I cmp_in1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:34.20-34.27"
          }
        },
        "cache_I.genblk2[2].tag_match_I.cmp_out": {
          "hide_name": 0,
          "bits": [ 624, 625, 626, 627, 628, 629 ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I cmp_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:35.20-35.27"
          }
        },
        "cache_I.genblk2[2].tag_match_I.ref": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I ref",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:15.30-15.33"
          }
        },
        "cache_I.genblk2[2].tag_match_I.tag": {
          "hide_name": 0,
          "bits": [ 299, 388, 305, 311, 316, 325, 332, 337, 344, 354, 358, 294 ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:16.30-16.33"
          }
        },
        "cache_I.genblk2[2].tag_match_I.valid": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "hdlname": "cache_I genblk2[2].tag_match_I valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:17.14-17.19"
          }
        },
        "cache_I.genblk2[3].tag_match_I.agg_in": {
          "hide_name": 0,
          "bits": [ 632, 633, 634, 635, 636, 637, 381, "1" ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I agg_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:37.20-37.26"
          }
        },
        "cache_I.genblk2[3].tag_match_I.agg_out": {
          "hide_name": 0,
          "bits": [ 631, 630 ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I agg_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:38.20-38.27"
          }
        },
        "cache_I.genblk2[3].tag_match_I.agg_out_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 380, 202, 607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.genblk2[3].tag_match_I.cmp_in0": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I cmp_in0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:33.20-33.27"
          }
        },
        "cache_I.genblk2[3].tag_match_I.cmp_in1": {
          "hide_name": 0,
          "bits": [ 301, 389, 303, 312, 318, 323, 331, 340, 347, 351, 361, 292 ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I cmp_in1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:34.20-34.27"
          }
        },
        "cache_I.genblk2[3].tag_match_I.cmp_out": {
          "hide_name": 0,
          "bits": [ 632, 633, 634, 635, 636, 637 ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I cmp_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:35.20-35.27"
          }
        },
        "cache_I.genblk2[3].tag_match_I.ref": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I ref",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:15.30-15.33"
          }
        },
        "cache_I.genblk2[3].tag_match_I.tag": {
          "hide_name": 0,
          "bits": [ 301, 389, 303, 312, 318, 323, 331, 340, 347, 351, 361, 292 ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:16.30-16.33"
          }
        },
        "cache_I.genblk2[3].tag_match_I.valid": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "hdlname": "cache_I genblk2[3].tag_match_I valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_tag_match.v:17.14-17.19"
          }
        },
        "cache_I.hit.w": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I hit.w",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:311.11-311.12"
          }
        },
        "cache_I.lu_hit": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "hdlname": "cache_I lu_hit",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:139.14-139.20"
          }
        },
        "cache_I.lu_hit_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 916, 470, 939, 638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.mi_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 152, 153, 154, 155, 156, 157, 158, 159, 160, 6923, 6924, 6925, 6926, 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934 ],
          "attributes": {
            "hdlname": "cache_I mi_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:36.21-36.28",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23"
          }
        },
        "cache_I.mi_len": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_I mi_len",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:37.21-37.27"
          }
        },
        "cache_I.mi_rdata": {
          "hide_name": 0,
          "bits": [ 215, 214, 213, 212, 270, 269, 268, 267, 211, 210, 224, 223, 266, 265, 279, 278, 222, 221, 220, 219, 277, 276, 275, 274, 218, 217, 216, 225, 273, 272, 271, 280 ],
          "attributes": {
            "hdlname": "cache_I mi_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:46.21-46.29"
          }
        },
        "cache_I.mi_ready": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "hdlname": "cache_I mi_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:40.21-40.29"
          }
        },
        "cache_I.mi_rlast": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "hdlname": "cache_I mi_rlast",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:48.21-48.29"
          }
        },
        "cache_I.mi_rlast_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 133, 123, 124, 134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.mi_rlast_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5491, 5513, 645, 642 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.mi_rstb": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "hdlname": "cache_I mi_rstb",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:47.21-47.28"
          }
        },
        "cache_I.mi_rstb_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 230, 133, 647, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_I.mi_wdata": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 249, 250, 251, 252, 184, 185, 186, 187, 253, 254, 255, 256, 188, 189, 190, 191, 257, 258, 259, 260, 192, 193, 194, 195, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_I mi_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:42.21-42.29"
          }
        },
        "cache_I.mi_wlast": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "hdlname": "cache_I mi_wlast",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:44.21-44.29"
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 669, 655, 658, 661, 664, 667, 668, 648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_I.mi_wlast_SB_LUT4_I1_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:510.16-510.28|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_I.req_addr": {
          "hide_name": 0,
          "bits": [ 208, 207, 206, 152, 153, 154, 155, 156, 157, 158, 159, 160, 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I req_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:110.14-110.22"
          }
        },
        "cache_I.req_addr_idx": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "cache_I req_addr_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:112.14-112.26"
          }
        },
        "cache_I.req_addr_ofs": {
          "hide_name": 0,
          "bits": [ 208, 207, 206 ],
          "attributes": {
            "hdlname": "cache_I req_addr_ofs",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:113.14-113.26"
          }
        },
        "cache_I.req_addr_pre": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 396, 397, 398, 399, 673, 672, 681, 680, 679, 678, 677, 676, 675, 674, 671, 670 ],
          "attributes": {
            "hdlname": "cache_I req_addr_pre",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:22.21-22.33"
          }
        },
        "cache_I.req_addr_pre_idx": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 396, 397, 398, 399 ],
          "attributes": {
            "hdlname": "cache_I req_addr_pre_idx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:108.14-108.30"
          }
        },
        "cache_I.req_addr_tag": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I req_addr_tag",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:111.14-111.26"
          }
        },
        "cache_I.req_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cache_I req_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:27.21-27.30"
          }
        },
        "cache_I.resp_rdata": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 249, 250, 251, 252, 184, 185, 186, 187, 253, 254, 255, 256, 188, 189, 190, 191, 257, 258, 259, 260, 192, 193, 194, 195, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_I resp_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:33.21-33.31"
          }
        },
        "cache_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "cache_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:52.14-52.17"
          }
        },
        "cache_I.tag_next.w": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "cache_I tag_next.w",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:443.11-443.12"
          }
        },
        "cache_I.way_age[0]": {
          "hide_name": 0,
          "bits": [ 433, 438 ],
          "attributes": {
            "hdlname": "cache_I way_age[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:118.14-118.21"
          }
        },
        "cache_I.way_age[1]": {
          "hide_name": 0,
          "bits": [ 385, 384 ],
          "attributes": {
            "hdlname": "cache_I way_age[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:118.14-118.21"
          }
        },
        "cache_I.way_age[2]": {
          "hide_name": 0,
          "bits": [ 391, 390 ],
          "attributes": {
            "hdlname": "cache_I way_age[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:118.14-118.21"
          }
        },
        "cache_I.way_age[3]": {
          "hide_name": 0,
          "bits": [ 382, 380 ],
          "attributes": {
            "hdlname": "cache_I way_age[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:118.14-118.21"
          }
        },
        "cache_I.way_age_nxt[0]": {
          "hide_name": 0,
          "bits": [ 455, 452 ],
          "attributes": {
            "hdlname": "cache_I way_age_nxt[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:127.14-127.25"
          }
        },
        "cache_I.way_age_nxt[1]": {
          "hide_name": 0,
          "bits": [ 515, 512 ],
          "attributes": {
            "hdlname": "cache_I way_age_nxt[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:127.14-127.25"
          }
        },
        "cache_I.way_age_nxt[2]": {
          "hide_name": 0,
          "bits": [ 554, 551 ],
          "attributes": {
            "hdlname": "cache_I way_age_nxt[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:127.14-127.25"
          }
        },
        "cache_I.way_age_nxt[3]": {
          "hide_name": 0,
          "bits": [ 595, 592 ],
          "attributes": {
            "hdlname": "cache_I way_age_nxt[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:127.14-127.25"
          }
        },
        "cache_I.way_age_we": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cache_I way_age_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:128.14-128.24"
          }
        },
        "cache_I.way_dirty[0]": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "hdlname": "cache_I way_dirty[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:117.14-117.23"
          }
        },
        "cache_I.way_dirty[1]": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "hdlname": "cache_I way_dirty[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:117.14-117.23"
          }
        },
        "cache_I.way_dirty[2]": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "hdlname": "cache_I way_dirty[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:117.14-117.23"
          }
        },
        "cache_I.way_dirty[3]": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "hdlname": "cache_I way_dirty[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:117.14-117.23"
          }
        },
        "cache_I.way_dirty_nxt[0]": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I way_dirty_nxt[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:124.14-124.27"
          }
        },
        "cache_I.way_dirty_nxt[1]": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I way_dirty_nxt[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:124.14-124.27"
          }
        },
        "cache_I.way_dirty_nxt[2]": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I way_dirty_nxt[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:124.14-124.27"
          }
        },
        "cache_I.way_dirty_nxt[3]": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "cache_I way_dirty_nxt[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:124.14-124.27"
          }
        },
        "cache_I.way_tag[0]": {
          "hide_name": 0,
          "bits": [ 300, 387, 302, 310, 319, 326, 330, 339, 346, 352, 360, 291 ],
          "attributes": {
            "hdlname": "cache_I way_tag[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:119.14-119.21"
          }
        },
        "cache_I.way_tag[1]": {
          "hide_name": 0,
          "bits": [ 298, 281, 304, 306, 317, 324, 333, 338, 345, 353, 359, 293 ],
          "attributes": {
            "hdlname": "cache_I way_tag[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:119.14-119.21"
          }
        },
        "cache_I.way_tag[2]": {
          "hide_name": 0,
          "bits": [ 299, 388, 305, 311, 316, 325, 332, 337, 344, 354, 358, 294 ],
          "attributes": {
            "hdlname": "cache_I way_tag[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:119.14-119.21"
          }
        },
        "cache_I.way_tag[3]": {
          "hide_name": 0,
          "bits": [ 301, 389, 303, 312, 318, 323, 331, 340, 347, 351, 361, 292 ],
          "attributes": {
            "hdlname": "cache_I way_tag[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:119.14-119.21"
          }
        },
        "cache_I.way_tag_nxt": {
          "hide_name": 0,
          "bits": [ 479, 478, 477, 476, 475, 474, 485, 484, 483, 482, 481, 480 ],
          "attributes": {
            "hdlname": "cache_I way_tag_nxt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:130.14-130.25"
          }
        },
        "cache_I.way_valid[0]": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "hdlname": "cache_I way_valid[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:116.14-116.23"
          }
        },
        "cache_I.way_valid[1]": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "hdlname": "cache_I way_valid[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:116.14-116.23"
          }
        },
        "cache_I.way_valid[2]": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "hdlname": "cache_I way_valid[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:116.14-116.23"
          }
        },
        "cache_I.way_valid[3]": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "hdlname": "cache_I way_valid[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:116.14-116.23"
          }
        },
        "cache_I.way_valid_nxt[0]": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I way_valid_nxt[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:121.14-121.27"
          }
        },
        "cache_I.way_valid_nxt[1]": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I way_valid_nxt[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:121.14-121.27"
          }
        },
        "cache_I.way_valid_nxt[2]": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I way_valid_nxt[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:121.14-121.27"
          }
        },
        "cache_I.way_valid_nxt[3]": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "cache_I way_valid_nxt[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_core.v:121.14-121.27"
          }
        },
        "cache_bus_I.addr_mux": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 396, 397, 398, 399, 673, 672, 681, 680, 679, 678, 677, 676, 675, 674, 671, 670, "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_bus_I addr_mux",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:110.14-110.22"
          }
        },
        "cache_bus_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cache_bus_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:77.14-77.17"
          }
        },
        "cache_bus_I.ctrl_is_cache": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "hdlname": "cache_bus_I ctrl_is_cache",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:99.7-99.20"
          }
        },
        "cache_bus_I.ctrl_is_cache_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
          }
        },
        "cache_bus_I.ctrl_is_dbus": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
            "hdlname": "cache_bus_I ctrl_is_dbus",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:98.7-98.19"
          }
        },
        "cache_bus_I.ctrl_is_dbus_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "cache_bus_I.ctrl_is_dbus_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 730, 731, 684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.ctrl_is_ibus": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "hdlname": "cache_bus_I ctrl_is_ibus",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:97.7-97.19"
          }
        },
        "cache_bus_I.ctrl_is_io": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
            "hdlname": "cache_bus_I ctrl_is_io",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:101.7-101.17"
          }
        },
        "cache_bus_I.ctrl_is_ram": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
            "hdlname": "cache_bus_I ctrl_is_ram",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:100.7-100.18"
          }
        },
        "cache_bus_I.ctrl_is_ram_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
          }
        },
        "cache_bus_I.d_wb_adr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718, 720, 722, 724, 726, 728, 730, 687, 689, 894, 893, "x", "x", 736, 735 ],
          "attributes": {
            "hdlname": "cache_bus_I d_wb_adr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:37.21-37.29"
          }
        },
        "cache_bus_I.d_wb_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cache_bus_I d_wb_bte",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:42.21-42.29"
          }
        },
        "cache_bus_I.d_wb_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_bus_I d_wb_cti",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:43.21-43.29"
          }
        },
        "cache_bus_I.d_wb_dat_miso": {
          "hide_name": 0,
          "bits": [ 822, 786, 840, 831, 828, 825, 816, 783, 750, 747, 819, 813, 810, 807, 804, 801, 798, 795, 792, 789, 780, 777, 774, 771, 768, 765, 762, 759, 756, 753, 837, 834 ],
          "attributes": {
            "hdlname": "cache_bus_I d_wb_dat_miso",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:38.21-38.34"
          }
        },
        "cache_bus_I.d_wb_dat_mosi": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cache_bus_I d_wb_dat_mosi",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:39.21-39.34"
          }
        },
        "cache_bus_I.d_wb_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cache_bus_I d_wb_err",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:41.21-41.29"
          }
        },
        "cache_bus_I.d_wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "cache_bus_I d_wb_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:36.21-36.28"
          }
        },
        "cache_bus_I.i_axi_ar_payload_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 700, 698, 696, 694, 692, 717, 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_ar_payload_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:22.21-22.42"
          }
        },
        "cache_bus_I.i_axi_ar_payload_burst": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_ar_payload_burst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:24.21-24.43"
          }
        },
        "cache_bus_I.i_axi_ar_payload_cache": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_ar_payload_cache",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:25.21-25.43"
          }
        },
        "cache_bus_I.i_axi_ar_payload_len": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_ar_payload_len",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:23.21-23.41"
          }
        },
        "cache_bus_I.i_axi_ar_payload_prot": {
          "hide_name": 0,
          "bits": [ "0", "1", "1" ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_ar_payload_prot",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:26.21-26.42"
          }
        },
        "cache_bus_I.i_axi_ar_valid": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_ar_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:20.21-20.35"
          }
        },
        "cache_bus_I.i_axi_r_payload_data": {
          "hide_name": 0,
          "bits": [ 821, 785, 839, 830, 827, 824, 815, 782, 749, 746, 818, 812, 809, 806, 803, 800, 797, 794, 791, 788, 779, 776, 773, 770, 767, 764, 761, 758, 755, 752, 836, 833 ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_r_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:29.21-29.41"
          }
        },
        "cache_bus_I.i_axi_r_payload_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_r_payload_last",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:31.21-31.41"
          }
        },
        "cache_bus_I.i_axi_r_payload_resp": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_r_payload_resp",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:30.21-30.41"
          }
        },
        "cache_bus_I.i_axi_r_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_r_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:28.21-28.34"
          }
        },
        "cache_bus_I.i_axi_r_valid": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "hdlname": "cache_bus_I i_axi_r_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:27.21-27.34"
          }
        },
        "cache_bus_I.ib_addr_cnt": {
          "hide_name": 0,
          "bits": [ 848, 847, 846 ],
          "attributes": {
            "hdlname": "cache_bus_I ib_addr_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:114.13-114.24"
          }
        },
        "cache_bus_I.ib_addr_lsb": {
          "hide_name": 0,
          "bits": [ 707, 705, 703 ],
          "attributes": {
            "hdlname": "cache_bus_I ib_addr_lsb",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:115.13-115.24"
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 733, 848, 851, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_bus_I.ib_addr_lsb_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:224.54-224.103|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cache_bus_I.ram_addr": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 396, 397, 398, 399, 673, 672, 681, 680, 679, 678, 677, 676, 675, 674, 671, 670, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_bus_I ram_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:55.21-55.29"
          }
        },
        "cache_bus_I.ram_rdata": {
          "hide_name": 0,
          "bits": [ 43, 51, 47, 55, 45, 53, 49, 57, 44, 52, 48, 56, 46, 54, 50, 58, 78, 86, 82, 90, 80, 88, 84, 92, 79, 87, 83, 91, 81, 89, 85, 93 ],
          "attributes": {
            "hdlname": "cache_bus_I ram_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:58.21-58.30"
          }
        },
        "cache_bus_I.ram_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cache_bus_I ram_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:56.21-56.30"
          }
        },
        "cache_bus_I.rdata_io": {
          "hide_name": 0,
          "bits": [ 820, 784, 838, 829, 826, 823, 814, 781, 748, 745, 817, 811, 808, 805, 802, 799, 796, 793, 790, 787, 778, 775, 772, 769, 766, 763, 760, 757, 754, 751, 835, 832 ],
          "attributes": {
            "hdlname": "cache_bus_I rdata_io",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:104.14-104.22"
          }
        },
        "cache_bus_I.rdata_io_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 881, 880, 878, 877, 876, 875, 874, 873, 872, 871, 870, 869, 879, 868, 857, 856 ],
          "attributes": {
          }
        },
        "cache_bus_I.rdata_mux_d": {
          "hide_name": 0,
          "bits": [ 822, 786, 840, 831, 828, 825, 816, 783, 750, 747, 819, 813, 810, 807, 804, 801, 798, 795, 792, 789, 780, 777, 774, 771, 768, 765, 762, 759, 756, 753, 837, 834 ],
          "attributes": {
            "hdlname": "cache_bus_I rdata_mux_d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:106.14-106.25"
          }
        },
        "cache_bus_I.rdata_mux_i": {
          "hide_name": 0,
          "bits": [ 821, 785, 839, 830, 827, 824, 815, 782, 749, 746, 818, 812, 809, 806, 803, 800, 797, 794, 791, 788, 779, 776, 773, 770, 767, 764, 761, 758, 755, 752, 836, 833 ],
          "attributes": {
            "hdlname": "cache_bus_I rdata_mux_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:105.14-105.25"
          }
        },
        "cache_bus_I.rdata_sel": {
          "hide_name": 0,
          "bits": [ 744, 742 ],
          "attributes": {
            "hdlname": "cache_bus_I rdata_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:107.14-107.23"
          }
        },
        "cache_bus_I.req_addr_pre": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 396, 397, 398, 399, 673, 672, 681, 680, 679, 678, 677, 676, 675, 674, 671, 670, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cache_bus_I req_addr_pre",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:63.21-63.33"
          }
        },
        "cache_bus_I.req_new": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "hdlname": "cache_bus_I req_new",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:119.6-119.13"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 893, 894, 733, 891 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 890, 892, 895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 127, 903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 852, 906, 907, 903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 900, 901, 902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 903, 904, 905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 853, 909, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 852, 733, 740, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 906, 854, 638, 910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 896, 897, 898, 899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 470, 638, 911, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 913, 914, 915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 845, 889, 734, 917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_I3_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 135, 232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_new_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 204, 121, 136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.req_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cache_bus_I req_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:68.21-68.30"
          }
        },
        "cache_bus_I.resp_rdata": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 249, 250, 251, 252, 184, 185, 186, 187, 253, 254, 255, 256, 188, 189, 190, 191, 257, 258, 259, 260, 192, 193, 194, 195, 261, 262, 263, 264 ],
          "attributes": {
            "hdlname": "cache_bus_I resp_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:74.21-74.31"
          }
        },
        "cache_bus_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "cache_bus_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:78.14-78.17"
          }
        },
        "cache_bus_I.state": {
          "hide_name": 0,
          "bits": [ 733, 906, 914, 913, 470, 845, 916 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 921, 920, 919 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 922, 924, 923 ],
          "attributes": {
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_I1_O_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 854, 853, 852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:0.0-0.0|/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:143.3-171.10|/usr/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 906, 928, 931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 925, 927, 920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 127, 932, 897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 853, 740, 929, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 735, 736, 740, 930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 925, 926, 919 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127, 933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 934, 927, 926, 925, 921, 920, 919 ],
          "attributes": {
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 740, 930, 935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 845, 734, 849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 845, 734, 849, 936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 5415, 5980, 5979, 5966 ],
          "attributes": {
            "hdlname": "cache_bus_I wb_ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:52.21-52.27"
          }
        },
        "cache_bus_I.wb_ack_i": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
            "hdlname": "cache_bus_I wb_ack_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:123.7-123.15"
          }
        },
        "cache_bus_I.wb_ack_i_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 469, 914, 740, 937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I2_O_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 940 ],
          "attributes": {
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
          }
        },
        "cache_bus_I.wb_ack_i_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 735, 740, 911, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cache_bus_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718, 720, 722, 724, 726, 728, 730 ],
          "attributes": {
            "hdlname": "cache_bus_I wb_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:46.21-46.28"
          }
        },
        "cache_bus_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 5631, 6887, 6450, 5966 ],
          "attributes": {
            "hdlname": "cache_bus_I wb_cyc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:50.21-50.27"
          }
        },
        "cache_bus_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ 5659, 5658, 5656, 5648, 5655, 5654, 5647, 5645, 5644, 5643, 5653, 5652, 5642, 5651, 5650, 5649, 5641, 5640, 5639, 5638, 5637, 5636, 5665, 5664, 5663, 5662, 5661, 5660, 5657, 5646, 5635, 5634, 6935, 6936, 6937, 6938, 6939, 6940, 6941, 6942, 6943, 6944, 6945, 6946, 6947, 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955, 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963, 6964, 6965, 6966, 6469, 6468, 6467, 6466, 6465, 6463, 6477, 6476, 6474, 6473, 6472, 6471, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 6470, 6462, 6454, 6254, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cache_bus_I wb_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:49.21-49.29",
            "unused_bits": "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
          }
        },
        "cache_bus_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cache_bus_I wb_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:47.21-47.29"
          }
        },
        "cache_bus_I.wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "cache_bus_I wb_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2memcache//rtl/mc_bus_vex.v:51.21-51.26"
          }
        },
        "cache_req_addr_pre": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 396, 397, 398, 399, 673, 672, 681, 680, 679, 678, 677, 676, 675, 674, 671, 670, "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:94.14-94.32"
          }
        },
        "cache_req_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:97.14-97.29"
          }
        },
        "cache_resp_rdata": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 249, 250, 251, 252, 184, 185, 186, 187, 253, 254, 255, 256, 188, 189, 190, 191, 257, 258, 259, 260, 192, 193, 194, 195, 261, 262, 263, 264 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:102.14-102.30"
          }
        },
        "clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:139.7-139.13"
          }
        },
        "clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:140.7-140.13"
          }
        },
        "clk_in": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:38.14-38.20"
          }
        },
        "cpu_I.BranchPlugin_jumpInterface_payload": {
          "hide_name": 0,
          "bits": [ "0", "x", 1459, 1454, 1444, 1420, 1411, 1401, 1390, 1373, 1430, 1817, 1920, 1935, 1942, 1949, 1956, 1963, 1970, 1977, 1984, 1852, 1860, 1867, 1874, 1881, 1888, 1895, 1902, 1909, 1916, 1931 ],
          "attributes": {
            "hdlname": "cpu_I BranchPlugin_jumpInterface_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:943.23-943.57"
          }
        },
        "cpu_I.CsrPlugin_allowException": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_allowException",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:960.23-960.47"
          }
        },
        "cpu_I.CsrPlugin_allowInterrupts": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_allowInterrupts",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:959.23-959.48"
          }
        },
        "cpu_I.CsrPlugin_exception": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exception",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1180.23-1180.42"
          }
        },
        "cpu_I.CsrPlugin_exceptionPendings_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPendings_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:948.23-948.52"
          }
        },
        "cpu_I.CsrPlugin_exceptionPendings_3": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPendings_3",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:951.23-951.52"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr": {
          "hide_name": 0,
          "bits": [ 995, 993, 989, 987, 985, 983, 981, 979, 977, 975, 973, 971, 967, 965, 963, 961, 959, 957, 955, 953, 951, 949, 1007, 1005, 1003, 1001, 999, 997, 991, 969, 947, 945 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1174.23-1174.75"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionContext_code": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionContext_code",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1173.23-1173.72"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1176.23-1176.75"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1175.23-1175.83"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1169.23-1169.77"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1172.23-1172.80"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 1154, 1009, 1011, 1013 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1014, 1017, 1018, 1015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1017, 1020, 1015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValids_decode": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionValids_decode",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1165.23-1165.73"
          }
        },
        "cpu_I.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1168.23-1168.76"
          }
        },
        "cpu_I.CsrPlugin_forceMachineWire": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_forceMachineWire",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:955.23-955.49"
          }
        },
        "cpu_I.CsrPlugin_inWfi": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_inWfi",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:944.23-944.38"
          }
        },
        "cpu_I.CsrPlugin_interrupt_code": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_interrupt_code",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1178.23-1178.47"
          }
        },
        "cpu_I.CsrPlugin_interrupt_targetPrivilege": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_interrupt_targetPrivilege",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1179.23-1179.58"
          }
        },
        "cpu_I.CsrPlugin_jumpInterface_payload": {
          "hide_name": 0,
          "bits": [ "x", "x", 6967, 6968, 6969, 6970, 6971, 6972, 6973, 6974, 6975, 6976, 6977, 6978, 6979, 6980, 6981, 6982, 6983, 6984, 6985, 6986, 6987, 6988, 6989, 6990, 6991, 6992, 6993, 6994, 6995, 6996 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_jumpInterface_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:947.23-947.54",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu_I.CsrPlugin_lastStageWasWfi": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_lastStageWasWfi",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1181.23-1181.48"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", 1028 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mcause_exceptionCode",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1158.23-1158.53"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1028, 1029, 1030, 1031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1037, 1038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1126, 1128, 1045, 1032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1041, 1042, 1043, 1044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1047, 1048, 1039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1050, 1047, 1054, 1053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1049, 1009, 1050, 1051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mcause_interrupt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1157.23-1157.49"
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1009, 1025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mcause_interrupt_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1037, 1060, 1058, 1063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mepc": {
          "hide_name": 0,
          "bits": [ 1113, 1111, 1107, 1041, 1104, 1102, 1100, 1098, 1096, 1094, 1092, 1090, 1086, 1084, 1082, 1080, 1078, 1076, 1074, 1072, 1070, 1068, 1125, 1123, 1121, 1119, 1117, 1115, 1109, 1088, 1066, 1062 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mepc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1147.23-1147.37"
          }
        },
        "cpu_I.CsrPlugin_mip_MEIP": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mip_MEIP",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1151.23-1151.41"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mip_MSIP",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1153.23-1153.41"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1036, 1132, 1039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1": {
          "hide_name": 0,
          "bits": [ 1090, 1035, 1043, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1037, 1139, 1138, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1140, 1042, 1034, 1141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 1143, 1144 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFS_Q_D_SB_DFFS_D_Q": {
          "hide_name": 0,
          "bits": [ 1145, 1052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1050, 1047, 1136, 1148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 1035, 1133, 1150, 1152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_DFFR_D_Q_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1098, 1037, 1043, 1151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.CsrPlugin_mip_MSIP_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
          }
        },
        "cpu_I.CsrPlugin_mip_MTIP": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mip_MTIP",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1152.23-1152.41"
          }
        },
        "cpu_I.CsrPlugin_misa_base": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_misa_base",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1143.23-1143.42"
          }
        },
        "cpu_I.CsrPlugin_misa_extensions": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_misa_extensions",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1144.23-1144.48"
          }
        },
        "cpu_I.CsrPlugin_mtval": {
          "hide_name": 0,
          "bits": [ 1176, 1175, 1173, 1033, 1172, 1171, 1170, 1149, 1169, 1168, 1167, 1140, 1165, 1164, 1163, 1162, 1161, 1160, 1159, 1158, 1157, 1156, 1182, 1181, 1180, 1179, 1178, 1177, 1174, 1166, 1155, 1061 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mtval",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1159.23-1159.38"
          }
        },
        "cpu_I.CsrPlugin_mtvec_base": {
          "hide_name": 0,
          "bits": [ 1224, 1222, 1221, 1219, 1217, 1215, 1214, 1212, 1210, 1208, 1205, 1204, 1202, 1200, 1198, 1196, 1194, 1192, 1190, 1188, 1238, 1236, 1234, 1232, 1230, 1228, 1226, 1207, 1186, 1184 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_mtvec_base",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1146.23-1146.43"
          }
        },
        "cpu_I.CsrPlugin_privilege": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_privilege",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:954.23-954.42"
          }
        },
        "cpu_I.CsrPlugin_selfException_payload_badAddr": {
          "hide_name": 0,
          "bits": [ 994, 992, 988, 986, 984, 982, 980, 978, 976, 974, 972, 970, 966, 964, 962, 960, 958, 956, 954, 952, 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_selfException_payload_badAddr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:958.23-958.62"
          }
        },
        "cpu_I.CsrPlugin_selfException_payload_code": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_selfException_payload_code",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:957.23-957.59"
          }
        },
        "cpu_I.CsrPlugin_selfException_valid": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_selfException_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:956.23-956.52"
          }
        },
        "cpu_I.CsrPlugin_targetPrivilege": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_targetPrivilege",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1189.23-1189.48"
          }
        },
        "cpu_I.CsrPlugin_thirdPartyWake": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_thirdPartyWake",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:945.23-945.47"
          }
        },
        "cpu_I.CsrPlugin_xtvec_base": {
          "hide_name": 0,
          "bits": [ 1224, 1222, 1221, 1219, 1217, 1215, 1214, 1212, 1210, 1208, 1205, 1204, 1202, 1200, 1198, 1196, 1194, 1192, 1190, 1188, 1238, 1236, 1234, 1232, 1230, 1228, 1226, 1207, 1186, 1184 ],
          "attributes": {
            "hdlname": "cpu_I CsrPlugin_xtvec_base",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1192.23-1192.43"
          }
        },
        "cpu_I.DBusSimplePlugin_memoryExceptionPort_payload_badAddr": {
          "hide_name": 0,
          "bits": [ 3180, 3235, 3197, 3274, 3158, 3227, 3242, 3247, 3185, 3252, 3240, 3257, 3262, 3267, 3272, 3089, 3100, 3105, 3112, 3119, 3126, 3223, 3133, 3216, 3140, 3147, 3154, 3168, 3209, 3204, 3190, 3173 ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_memoryExceptionPort_payload_badAddr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:927.23-927.75"
          }
        },
        "cpu_I.DBusSimplePlugin_memoryExceptionPort_payload_code": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_memoryExceptionPort_payload_code",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:926.23-926.72"
          }
        },
        "cpu_I.DBusSimplePlugin_memoryExceptionPort_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_memoryExceptionPort_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:925.23-925.65"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_busy": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_busy",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:939.23-939.51"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_cmd_bypassTranslation": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_cmd_bypassTranslation",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:930.23-930.68"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_cmd_virtualAddress": {
          "hide_name": 0,
          "bits": [ 2775, 3078, 2761, 2973, 3000, 3007, 3029, 3040, 3054, 3696, 3071, 2865, 2877, 3694, 2892, 3693, 2908, 3692, 3691, 3690, 2929, 3703, 3702, 2949, 3701, 3700, 3699, 3695, 6997, 6998, 3689, 1244 ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_cmd_virtualAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:929.23-929.65",
            "unused_bits": "28 29"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_allowExecute": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_rsp_allowExecute",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:935.23-935.63"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_allowRead": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_rsp_allowRead",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:933.23-933.60"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_allowWrite": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_rsp_allowWrite",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:934.23-934.61"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_exception": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_rsp_exception",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:936.23-936.60"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_rsp_isIoAccess",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:932.23-932.61"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1242, 1243, 1244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 1248, 1249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_isIoAccess_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2858, 1253, 1245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_physicalAddress": {
          "hide_name": 0,
          "bits": [ 2775, 3078, 2761, 2973, 3000, 3007, 3029, 3040, 3054, 3696, 3071, 2865, 2877, 3694, 2892, 3693, 2908, 3692, 3691, 3690, 2929, 3703, 3702, 2949, 3701, 3700, 3699, 3695, 6997, 6998, 3689, 1244 ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_rsp_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:931.23-931.66",
            "unused_bits": "28 29"
          }
        },
        "cpu_I.DBusSimplePlugin_mmuBus_rsp_refilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_mmuBus_rsp_refilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:937.23-937.60"
          }
        },
        "cpu_I.DBusSimplePlugin_redoBranch_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 5080, 5079, 5078, 5077, 5076, 5075, 5074, 5073, 5072, 5071, 5069, 5068, 5067, 5066, 5065, 5064, 5063, 5062, 5061, 5060, 5087, 5086, 5085, 5084, 5083, 5082, 5081, 5070, 5059, 5058 ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_redoBranch_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:941.23-941.58"
          }
        },
        "cpu_I.DBusSimplePlugin_redoBranch_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I DBusSimplePlugin_redoBranch_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:940.23-940.56"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_10_": {
          "hide_name": 0,
          "bits": [ 6999, "x", 7000, 7001, 7002, 7003, 7004, 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012, 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_10_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:92.23-92.30",
            "unused_bits": "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_11_": {
          "hide_name": 0,
          "bits": [ 1334, 1259, 1262, 1295, 1328, 1337, 1340, 1343, 1346, 1349, 1352, 1265, 1268, 1271, 1274, 1331, 1325, 1322, 1319, 1316, 1313, 1310, 1307, 1304, 1301, 1277, 1280, 1283, 1286, 1289, 1292, 1298 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_11_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:93.23-93.30"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_14_": {
          "hide_name": 0,
          "bits": [ 6999 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_14_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:96.23-96.30",
            "unused_bits": "0 "
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_15_": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_15_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:97.23-97.30"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_16_": {
          "hide_name": 0,
          "bits": [ 1353, "0", 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_16_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:98.23-98.30"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_1_": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_1_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:99.23-99.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_2_": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_2_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:100.23-100.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3_": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_3_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:107.23-107.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1356, 1358, 842, 1355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_3__SB_LUT4_I0_O_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1360, 1361, 1023, 1478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_4_": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_4_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:122.23-122.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5_": {
          "hide_name": 0,
          "bits": [ 1419, 1410, 1400, 1387, 1372, 1369 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_5_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:123.23-123.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1370, 1367, 1371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1373, 1374, 1375, 1376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1377, 1378, 1379, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1385, 1367, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1388, 1380, 1389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1394, 1378, 1395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1390, 1391, 1392, 1393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 1398, 1367, 1399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1401, 1402, 1375, 1403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1404, 1378, 1405, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 1408, 1367, 1409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1411, 1412, 1375, 1413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1414, 1378, 1415, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1416, 1367, 1417, 1418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1422, 1378, 1423, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1420, 1421, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1366, 1367, 1368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1428, 1380, 1429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1432, 1378, 1433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1430, 1391, 1431, 1393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_6_": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_6_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:124.23-124.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_7_": {
          "hide_name": 0,
          "bits": [ 6999, "x", 7000, 7001, 7002, 7003, 7004, 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012, 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_7_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:128.23-128.29",
            "unused_bits": "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8_": {
          "hide_name": 0,
          "bits": [ 1439, 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_8_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:129.23-129.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1440, 1441, 1367, 1442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1446, 1378, 1447, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1444, 1391, 1445, 1393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1391, 1393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1817, 1450, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1451, 1367, 1452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1454, 1455, 1375, 1456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1457, 1458, 1378, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1436, 1367, 1437, 1438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1461, 1462, 1378, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1463, 1464, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1468, 1469, 1466, 1467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1468, 1471, 1469, 1472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1481, 1469, 1466, 1473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/usr/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1358, 1359, 1360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1477, 1472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1459, 1460, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache._zz_9_": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache _zz_9_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:130.23-130.29"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:89.23-89.26"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_hit_valid": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache decodeStage_hit_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:145.23-145.44"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache decodeStage_mmuRsp_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:138.23-138.57"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache decodeStage_mmuRsp_refilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:144.23-144.51"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_hit_data": {
          "hide_name": 0,
          "bits": [ 1334, 1259, 1262, 1295, 1328, 1337, 1340, 1343, 1346, 1349, 1352, 1265, 1268, 1271, 1274, 1331, 1325, 1322, 1319, 1316, 1313, 1310, 1307, 1304, 1301, 1277, 1280, 1283, 1286, 1289, 1292, 1298 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_hit_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:135.23-135.42"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_hit_error": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_hit_error",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:134.23-134.43"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_hit_hits_0": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_hit_hits_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:132.23-132.44"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_hit_valid": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_hit_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:133.23-133.43"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_hit_word": {
          "hide_name": 0,
          "bits": [ 1334, 1259, 1262, 1295, 1328, 1337, 1340, 1343, 1346, 1349, 1352, 1265, 1268, 1271, 1274, 1331, 1325, 1322, 1319, 1316, 1313, 1310, 1307, 1304, 1301, 1277, 1280, 1283, 1286, 1289, 1292, 1298 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_hit_word",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:136.23-136.42"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_read_waysValues_0_data": {
          "hide_name": 0,
          "bits": [ 1334, 1259, 1262, 1295, 1328, 1337, 1340, 1343, 1346, 1349, 1352, 1265, 1268, 1271, 1274, 1331, 1325, 1322, 1319, 1316, 1313, 1310, 1307, 1304, 1301, 1277, 1280, 1283, 1286, 1289, 1292, 1298 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_read_waysValues_0_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:131.23-131.56"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_read_waysValues_0_tag_address": {
          "hide_name": 0,
          "bits": [ 7000, 7001, 7002, 7003, 7004, 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012, 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_read_waysValues_0_tag_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:127.23-127.63",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_read_waysValues_0_tag_error": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_read_waysValues_0_tag_error",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:126.23-126.61"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.fetchStage_read_waysValues_0_tag_valid": {
          "hide_name": 0,
          "bits": [ 6999 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache fetchStage_read_waysValues_0_tag_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:125.23-125.61",
            "unused_bits": "0 "
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_decode_data": {
          "hide_name": 0,
          "bits": [ 1545, 1544, 2328, 1364, 1543, 2329, 1363, 2853, 1542, 1541, 1539, 1538, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1821 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_decode_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:74.23-74.41"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_decode_isUser": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_decode_isUser",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:79.23-79.43"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_decode_mmuRefilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_decode_mmuRefilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:77.23-77.49"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_decode_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_decode_pc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:72.23-72.39"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_decode_physicalAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_decode_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:73.23-73.52"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data": {
          "hide_name": 0,
          "bits": [ 1334, 1259, 1262, 1295, 1328, 1337, 1340, 1343, 1346, 1349, 1352, 1265, 1268, 1271, 1274, 1331, 1325, 1322, 1319, 1316, 1313, 1310, 1307, 1304, 1301, 1277, 1280, 1283, 1286, 1289, 1292, 1298 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:55.23-55.40"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen": {
          "hide_name": 0,
          "bits": [ 1545, 1544, 2328, 1364, 1543, 2329, 1363, 2853, 1542, 1541, 1539, 1538, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1821 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_data_regNextWhen",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:137.23-137.52"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_haltIt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_haltIt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:69.23-69.42"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_busy": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_busy",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:67.23-67.47"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_bypassTranslation": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_cmd_bypassTranslation",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:58.23-58.64"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_cmd_virtualAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:57.23-57.61"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_allowExecute": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_rsp_allowExecute",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:63.23-63.59"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_allowRead": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_rsp_allowRead",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:61.23-61.56"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_allowWrite": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_rsp_allowWrite",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:62.23-62.57"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_exception": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_rsp_exception",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:64.23-64.56"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_rsp_isIoAccess",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:60.23-60.57"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1557, 1761, 1762, 1749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_physicalAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_rsp_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:59.23-59.62"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_refilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_mmuBus_rsp_refilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:65.23-65.56"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_pc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:54.23-54.38"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fetch_physicalAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fetch_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:68.23-68.51"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fill_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fill_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:81.23-81.42"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fill_valid": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_fill_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:80.23-80.40"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fill_valid_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1480, 1481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_fill_valid_SB_LUT4_O_I3_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_cpu_prefetch_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", 1439, 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1836, 1835, 1834, 1833, 1832, 1831, 1830, 1829, 1828, 1827, 1844, 1843, 1842, 1841, 1840, 1839, 1838, 1837, 1826, 1825, 1553 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_cpu_prefetch_pc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:50.23-50.41"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_mem_cmd_payload_address": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 700, 698, 696, 694, 692, 717, 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_mem_cmd_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:84.23-84.49"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_mem_cmd_payload_size": {
          "hide_name": 0,
          "bits": [ "1", "0", "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_mem_cmd_payload_size",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:85.23-85.46"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_mem_cmd_valid": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_mem_cmd_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:82.23-82.39"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_mem_rsp_payload_data": {
          "hide_name": 0,
          "bits": [ 821, 785, 839, 830, 827, 824, 815, 782, 749, 746, 818, 812, 809, 806, 803, 800, 797, 794, 791, 788, 779, 776, 773, 770, 767, 764, 761, 758, 755, 752, 836, 833 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_mem_rsp_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:87.23-87.46"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_mem_rsp_payload_error": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_mem_rsp_payload_error",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:88.23-88.47"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.io_mem_rsp_valid": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache io_mem_rsp_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:86.23-86.39"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_address": {
          "hide_name": 0,
          "bits": [ "0", "0", 1563, 1562, 1561, 700, 698, 696, 694, 692, 717, 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_address",
            "keep": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:103.45-103.63",
            "syn_keep": "00000000000000000000000000000001",
            "unused_bits": "2 3 4"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter": {
          "hide_name": 0,
          "bits": [ 1578, 1576, 1574, 1572, 1570, 1568, 1353 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_flushCounter",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:106.23-106.46"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_hadError": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_hadError",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:104.23-104.42"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wayToAllocate_willClear": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_wayToAllocate_willClear",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:110.23-110.57"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wayToAllocate_willOverflowIfInc": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_wayToAllocate_willOverflowIfInc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:111.23-111.65"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex": {
          "hide_name": 0,
          "bits": [ 1583, 1582, 1580 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_wordIndex",
            "keep": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:113.45-113.65",
            "syn_keep": "00000000000000000000000000000001"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:294.34-294.65|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_data_0_payload_address": {
          "hide_name": 0,
          "bits": [ 1583, 1582, 1580, 700, 698, 696, 694, 692, 717 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_data_0_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:120.23-120.62"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_data_0_payload_data": {
          "hide_name": 0,
          "bits": [ 821, 785, 839, 830, 827, 824, 815, 782, 749, 746, 818, 812, 809, 806, 803, 800, 797, 794, 791, 788, 779, 776, 773, 770, 767, 764, 761, 758, 755, 752, 836, 833 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_data_0_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:121.23-121.59"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_data_0_valid": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_data_0_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:119.23-119.52"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address": {
          "hide_name": 0,
          "bits": [ 1592, 1587, 1588, 1589, 1590, 1591 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_tag_0_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:115.23-115.61"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_address": {
          "hide_name": 0,
          "bits": [ 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_tag_0_payload_data_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:118.23-118.66"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_error": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_tag_0_payload_data_error",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:117.23-117.64"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_tag_0_payload_data_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:116.23-116.64"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "offset": 6,
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1577, 1575, 1573, 1571, 1569, 1567, 7021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "6"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1598 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:307.35-307.66|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache lineLoader_write_tag_0_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:114.23-114.51"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_DFF_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601, 1601 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 842, 1378, 1602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 841, 1604, 1602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1605 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1603 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 841, 842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.reset": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache reset",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:90.23-90.28"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1341, 1342, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1293, 1294, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1335, 1336, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1256, 1257, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1338, 1339, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1260, 1261, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1326, 1327, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1332, 1606, 1326, 1607, 1260, 1608, 1338, 1609, 1256, 1610, 1335, 1611, 1293, 1612, 1341, 1613 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1332, 1258, 1333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 1618, 1616, 1419, 1400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 1619, 1615, 1443, 1387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_2": {
          "hide_name": 0,
          "bits": [ 1617, 844, 1410, 1630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_3": {
          "hide_name": 0,
          "bits": [ 1621, 1614, 1369, 1453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WADDR_4": {
          "hide_name": 0,
          "bits": [ 1620, 1586, 1439, 1372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1632, 1633, 1631, 1636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WCLKE_SB_LUT4_I1_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1634, 1635 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 1329, 1330, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1263, 1264, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1269, 1270, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1347, 1348, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1272, 1273, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1350, 1351, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1344, 1637, 1266, 1638, 1350, 1639, 1272, 1640, 1347, 1641, 1269, 1642, 1263, 1643, 1329, 1644 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1344, 1345, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_RDATA_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1648 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.1_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA": {
          "hide_name": 0,
          "bits": [ 1302, 1303, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1314, 1315, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1308, 1309, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1320, 1321, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1305, 1306, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1317, 1318, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1311, 1312, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1323, 1654, 1311, 1655, 1317, 1656, 1305, 1657, 1320, 1658, 1308, 1659, 1314, 1660, 1302, 1661 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1323, 1324, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA": {
          "hide_name": 0,
          "bits": [ 1669 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.2_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA": {
          "hide_name": 0,
          "bits": [ 1296, 1297, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1281, 1282, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1287, 1288, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1275, 1276, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1290, 1291, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1278, 1279, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1284, 1285, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1299, 1670, 1284, 1671, 1278, 1672, 1290, 1673, 1275, 1674, 1287, 1675, 1281, 1676, 1296, 1677 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1299, 1300, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA": {
          "hide_name": 0,
          "bits": [ 1685 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_datas.0.3_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1678 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1701, 1778, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1700, 1740, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_10": {
          "hide_name": 0,
          "bits": [ 1691, 1722, 1556, 1490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_11": {
          "hide_name": 0,
          "bits": [ 1690, 1724, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_11_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1508, 1725, 1726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_12": {
          "hide_name": 0,
          "bits": [ 1689, 1730, 1556, 1486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_12_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1516, 1813, 1731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_13": {
          "hide_name": 0,
          "bits": [ 1688, 1732, 1556, 1502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_13_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1520, 1773, 1733, 1735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_14": {
          "hide_name": 0,
          "bits": [ 1687, 1736, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_15": {
          "hide_name": 0,
          "bits": [ 1686, 1738, 1556, 1739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1496, 1734, 1741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1699, 1745, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1488, 1746, 1747, 1748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1698, 1750, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1504, 1751, 1753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1697, 1756, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1522, 1757, 1758, 1759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_4_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1752, 1742, 1760, 1763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1696, 1764, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1500, 1765, 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1776, 1771, 1767, 1772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1695, 1755, 1556, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1686, 1694, 1690, 1698, 1688, 1696, 1692, 1700, 1687, 1695, 1691, 1699, 1689, 1697, 1693, 1701, 1790, 1795, 1782, 1798, 1743, 1728, 1554 ],
          "attributes": {
            "unused_bits": "1 "
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1693, 1775, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_8_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1518, 1520, 1773, 1774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 1692, 1777, 1556, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1518, 1494, 1737, 1774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1524, 1525, 1526, 1527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1512, 1779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1754, 1780, 1781, 1727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 1707, 1704, 1369, 1400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 1703, 1600, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_2": {
          "hide_name": 0,
          "bits": [ 1702, 1419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1706, 1372, 1785, 1786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_3": {
          "hide_name": 0,
          "bits": [ 1705, 1387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_4": {
          "hide_name": 0,
          "bits": [ 1707, 1705, 1387, 1369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WADDR_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1789, 1784, 1787, 1788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_10": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_11": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_12": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_13": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1717 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_8": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.0_WDATA_9": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 1798, 1814, 1556, 1510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1728, 1729, 1556, 1484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1795, 1809, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1554, 1555, 1556, 1482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1782, 1783, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_4_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1743, 1744, 1556, 1506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1790, 1795, 1782, 1798, 1743, 1728, 1554, 1800, 1791, 1796, 1793, 1799, 1792, 1797, 1794, 1801 ],
          "attributes": {
            "unused_bits": "7 8 9 10 11 12 13 14 15"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1790, 1812, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_7_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1514, 1516, 1810, 1813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1768, 1723, 1769, 1770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache.ways_0_tags.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_decode_data": {
          "hide_name": 0,
          "bits": [ 1545, 1544, 2328, 1364, 1543, 2329, 1363, 2853, 1542, 1541, 1539, 1538, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1821 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_decode_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:389.23-389.64"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:387.23-387.72"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_decode_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:391.23-391.75"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_fetch_data": {
          "hide_name": 0,
          "bits": [ 1334, 1259, 1262, 1295, 1328, 1337, 1340, 1343, 1346, 1349, 1352, 1265, 1268, 1271, 1274, 1331, 1325, 1322, 1319, 1316, 1313, 1310, 1307, 1304, 1301, 1277, 1280, 1283, 1286, 1289, 1292, 1298 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_fetch_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:379.23-379.63"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_fetch_haltIt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_fetch_haltIt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:381.23-381.65"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:384.23-384.87"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:383.23-383.84"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:380.23-380.74"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_mem_cmd_payload_address": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 700, 698, 696, 694, 692, 717, 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_mem_cmd_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:393.23-393.72"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_mem_cmd_payload_size": {
          "hide_name": 0,
          "bits": [ "1", "0", "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_mem_cmd_payload_size",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:394.23-394.69"
          }
        },
        "cpu_I.IBusCachedPlugin_cache_io_mem_cmd_valid": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_cache_io_mem_cmd_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:392.23-392.62"
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_decodePrediction_cmd_hadBranch",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:907.23-907.70"
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 1471, "1", 1816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1482.22-1482.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_decodePrediction_cmd_hadBranch_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1845, 1367, 1820, 1818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_output_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1439, 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1836, 1835, 1834, 1833, 1832, 1831, 1830, 1829, 1828, 1827, 1844, 1843, 1842, 1841, 1840, 1839, 1838, 1837, 1826, 1825, 1553 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_fetchPc_output_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:971.23-971.62"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", 1439, 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1836, 1835, 1834, 1833, 1832, 1831, 1830, 1829, 1828, 1827, 1844, 1843, 1842, 1841, 1840, 1839, 1838, 1837, 1826, 1825, 1553 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_fetchPc_pc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:979.23-979.50"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcReg": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_fetchPc_pcReg",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:972.23-972.53"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pcRegPropagate": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_fetchPc_pcRegPropagate",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:976.23-976.62"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1849, 1367, 1850, 1851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1487, 1378, 1854, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_10_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1852, 1853, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 1857, 1367, 1858, 1859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1523, 1378, 1862, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_11_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1860, 1861, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 1864, 1367, 1865, 1866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1521, 1378, 1869, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_12_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1867, 1868, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 1871, 1367, 1872, 1873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1519, 1378, 1876, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_13_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1874, 1875, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1878, 1367, 1879, 1880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1517, 1378, 1883, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_14_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1881, 1882, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 1367, 1885, 1886, 1887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1515, 1378, 1890, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_15_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1888, 1889, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 1367, 1892, 1893, 1894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1513, 1378, 1897, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_16_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1895, 1896, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 1367, 1899, 1900, 1901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1511, 1378, 1904, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_17_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1902, 1903, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 1367, 1906, 1907, 1908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1507, 1378, 1380, 1911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_18_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1909, 1910, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 1367, 1913, 1914, 1915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1485, 1378, 1380, 1918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_19_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1916, 1917, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1846, 1367, 1847, 1848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1505, 1378, 1922, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1923 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1924 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1509, 1378, 1819, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1920, 1921, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 1367, 1928, 1929, 1930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1483, 1378, 1380, 1933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_20_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1931, 1932, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1925, 1367, 1926, 1927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1503, 1378, 1937, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_2_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1935, 1936, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1939, 1367, 1940, 1941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1501, 1378, 1944, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1942, 1943, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1946, 1367, 1947, 1948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1499, 1378, 1951, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_4_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1949, 1950, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1953, 1367, 1954, 1955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1497, 1378, 1958, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1959 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_5_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1956, 1957, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1960, 1367, 1961, 1962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1495, 1378, 1965, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_6_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1963, 1964, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1967, 1367, 1968, 1969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1493, 1378, 1972, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_7_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1970, 1971, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1974, 1367, 1975, 1976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1491, 1378, 1979, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1980 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_8_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1977, 1978, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 1981, 1367, 1982, 1983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1489, 1378, 1986, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:2947.36-2947.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_pc_SB_LUT4_O_9_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1984, 1985, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_redo_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_fetchPc_redo_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:981.23-981.60"
          }
        },
        "cpu_I.IBusCachedPlugin_fetchPc_redo_valid": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_fetchPc_redo_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:980.23-980.58"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_output_payload_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_output_payload_pc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1018.23-1018.65"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_output_payload_rsp_inst": {
          "hide_name": 0,
          "bits": [ 1545, 1544, 2328, 1364, 1543, 2329, 1363, 2853, 1542, 1541, 1539, 1538, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1821 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_output_payload_rsp_inst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1020.23-1020.71"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_redoFetch": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_redoFetch",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:983.23-983.57"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_0_input_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1439, 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1836, 1835, 1834, 1833, 1832, 1831, 1830, 1829, 1828, 1827, 1844, 1843, 1842, 1841, 1840, 1839, 1838, 1837, 1826, 1825, 1553 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_0_input_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:986.23-986.70"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_0_output_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1439, 1453, 1443, 1419, 1410, 1400, 1387, 1372, 1369, 1836, 1835, 1834, 1833, 1832, 1831, 1830, 1829, 1828, 1827, 1844, 1843, 1842, 1841, 1840, 1839, 1838, 1837, 1826, 1825, 1553 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_0_output_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:989.23-989.71"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_0_output_ready": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_0_output_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:988.23-988.69"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_1_halt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_1_halt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:997.23-997.61"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_1_input_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_1_input_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:993.23-993.70"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_1_input_ready": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_1_input_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:992.23-992.68"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_1_output_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_1_output_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:996.23-996.71"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_1_output_ready": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_1_output_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:995.23-995.69"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_2_halt": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_2_halt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1004.23-1004.61"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_2_input_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_2_input_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1000.23-1000.70"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_2_input_ready": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_2_input_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:999.23-999.68"
          }
        },
        "cpu_I.IBusCachedPlugin_iBusRsp_stages_2_output_payload": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_iBusRsp_stages_2_output_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1003.23-1003.71"
          }
        },
        "cpu_I.IBusCachedPlugin_jump_pcLoad_payload": {
          "hide_name": 0,
          "bits": [ "x", "x", 7022, 7023, 7024, 7025, 7026, 7027, 7028, 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043, 7044, 7045, 7046, 7047, 7048, 7049, 7050, 7051 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_jump_pcLoad_payload",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:963.23-963.59",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_busy": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_busy",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:924.23-924.51"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_cmd_bypassTranslation": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_cmd_bypassTranslation",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:915.23-915.68"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_cmd_virtualAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_cmd_virtualAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:914.23-914.65"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_rsp_allowExecute": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_rsp_allowExecute",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:920.23-920.63"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_rsp_allowRead": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_rsp_allowRead",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:918.23-918.60"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_rsp_allowWrite": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_rsp_allowWrite",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:919.23-919.61"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_rsp_exception": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_rsp_exception",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:921.23-921.60"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_rsp_isIoAccess": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_rsp_isIoAccess",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:917.23-917.61"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_rsp_physicalAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", 1464, 1449, 1427, 1424, 1407, 1397, 1384, 1381, 1434, 1508, 1504, 1502, 1500, 1498, 1496, 1494, 1492, 1490, 1488, 1486, 1522, 1520, 1518, 1516, 1514, 1512, 1510, 1506, 1484, 1482 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_rsp_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:916.23-916.66"
          }
        },
        "cpu_I.IBusCachedPlugin_mmuBus_rsp_refilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_mmuBus_rsp_refilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:922.23-922.60"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload": {
          "hide_name": 0,
          "bits": [ "0", 1824, 1436, 1451, 1440, 1416, 1408, 1398, 1385, 1370, 1366, 1845, 1846, 1925, 1939, 1946, 1953, 1960, 1967, 1974, 1981, 1849, 1857, 1864, 1871, 1878, 1885, 1893, 1900, 1907, 1915, 1930 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_predictionJumpInterface_payload",
            "keep": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:906.45-906.93",
            "syn_keep": "00000000000000000000000000000001"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 1990 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ "0", 1461, 1993, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 1996 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 1998 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 1999 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 2000 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 2001 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 1509, 1988, 1989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 2006 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 2007 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ "0", 1457, 2008, 2009 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ "0", 1446, 2010, 2011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 2012 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 2014 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 2016 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 2003 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ "0", 1505, 2004, 2005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ "0", 1503, 2017, 2018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 2018 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ "0", 1501, 2019, 2020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ "0", 1499, 2021, 2022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ "0", 1497, 2023, 2024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 2024 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ "0", 1495, 2025, 2026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ "0", 1493, 2027, 2028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 2028 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ "0", 1491, 1992, 1991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 1991 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_predictionJumpInterface_payload_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3156.62-3156.316|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.IBusCachedPlugin_rsp_iBusRspOutputHalt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_rsp_iBusRspOutputHalt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1050.23-1050.61"
          }
        },
        "cpu_I.IBusCachedPlugin_rsp_issueDetected": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_rsp_issueDetected",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1051.23-1051.57"
          }
        },
        "cpu_I.IBusCachedPlugin_rsp_redoFetch": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_rsp_redoFetch",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1052.23-1052.53"
          }
        },
        "cpu_I.IBusCachedPlugin_s0_tightlyCoupledHit": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_s0_tightlyCoupledHit",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1047.23-1047.60"
          }
        },
        "cpu_I.IBusCachedPlugin_s1_tightlyCoupledHit": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_s1_tightlyCoupledHit",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1048.23-1048.60"
          }
        },
        "cpu_I.IBusCachedPlugin_s2_tightlyCoupledHit": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I IBusCachedPlugin_s2_tightlyCoupledHit",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1049.23-1049.60"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 2056, 2161, 2034, 2075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ 2055, 2052, 2030, 2033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RADDR_2": {
          "hide_name": 0,
          "bits": [ 2054, 2053, 2031, 2032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2051, 2123, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2050, 2095, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2041, 2076, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2040, 2077, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_11_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2063, 2079, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_11_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2291, 2081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2039, 2082, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2038, 2083, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_13_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2061, 2084, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_13_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2289, 2112, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2037, 2086, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2036, 2087, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_15_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2059, 2090, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2073, 2096, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2286, 2097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2049, 2098, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2072, 2099, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_2_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 2100, 2282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2048, 2101, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2071, 2102, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2290, 2112, 2103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2047, 2104, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_4_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2070, 2105, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_4_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 2106, 2279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2046, 2107, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_5_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2069, 2108, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2288, 2109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2045, 2110, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_6_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2068, 2111, 2112, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2112, 2113, 2284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2044, 2114, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_7_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2067, 2115, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_7_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2293, 2116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2043, 2117, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_8_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2066, 2118, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 2119, 2278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2042, 2120, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_9_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2065, 2121, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.0_RDATA_9_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2287, 2122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2139, 2188, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2138, 2171, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2129, 2157, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_10_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2158, 2159, 2160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2128, 2162, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2127, 2163, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2126, 2164, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_13_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2142, 2165, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_13_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2166, 2272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2125, 2167, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2124, 2168, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_15_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2140, 2169, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_15_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2170, 2276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2154, 2172, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2173, 2299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2137, 2174, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2136, 2175, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2152, 2176, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2177, 2273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2135, 2178, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2134, 2179, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2133, 2180, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2132, 2181, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2131, 2182, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_8_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2147, 2183, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 2184, 2270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2130, 2185, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_9_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2146, 2186, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_9_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2187, 2300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2155, 2189, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2112, 2190, 2269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RADDR": {
          "hide_name": 0,
          "bits": [ 2056, 2055, 2194, 2195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ 2054, 2053, 2192, 2193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2210, 2123, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2209, 2095, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2200, 2076, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_10_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2064, 2211, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_10_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 2212, 2283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2199, 2077, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2198, 2082, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_12_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2062, 2213, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_12_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 2214, 2280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2197, 2083, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2196, 2086, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_14_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2060, 2215, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_14_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 2216, 2285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2088, 2087, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_15_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2218, 2219, 2220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2208, 2098, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2207, 2101, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2206, 2104, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2205, 2107, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2204, 2110, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2203, 2114, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2202, 2117, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2201, 2120, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2074, 2222, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 2223, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2239, 2188, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2238, 2171, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2229, 2157, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_10_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2145, 2240, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_10_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2241, 2296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2228, 2162, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_11_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2144, 2242, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_11_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2243, 2274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2227, 2163, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_12_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2143, 2244, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_12_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2245, 2292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2226, 2164, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2225, 2167, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_14_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2141, 2246, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_14_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2247, 2298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2224, 2168, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2237, 2174, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2153, 2248, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_2_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2249, 2295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2236, 2175, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2235, 2178, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_4_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2151, 2250, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_4_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2251, 2281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2234, 2179, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_5_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2150, 2252, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2253, 2271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2233, 2180, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_6_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2149, 2254, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2255, 2297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2232, 2181, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_7_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2148, 2256, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_7_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2323, 2257, 2275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2231, 2182, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_regFile.1.1_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2230, 2185, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_shadow_write": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
            "hdlname": "cpu_I RegFilePlugin_shadow_write",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1086.23-1086.49"
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2258 ],
          "attributes": {
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 2057, 2058, 2035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.RegFilePlugin_shadow_write_SB_DFF_D_Q_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2052, 2161, 2191, 2221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_100_": {
          "hide_name": 0,
          "bits": [ 1822, 1823 ],
          "attributes": {
            "hdlname": "cpu_I _zz_100_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1085.20-1085.28"
          }
        },
        "cpu_I._zz_104_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_104_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1100.23-1100.31"
          }
        },
        "cpu_I._zz_105_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_105_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1101.23-1101.31"
          }
        },
        "cpu_I._zz_106_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_106_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1102.23-1102.31"
          }
        },
        "cpu_I._zz_107_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_107_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1103.23-1103.31"
          }
        },
        "cpu_I._zz_10_": {
          "hide_name": 0,
          "bits": [ 1240, 1239 ],
          "attributes": {
            "hdlname": "cpu_I _zz_10_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:692.20-692.27"
          }
        },
        "cpu_I._zz_110_": {
          "hide_name": 0,
          "bits": [ 3175, 3192, 3199, 3211, 3160, 3156, 3149, 3142, 3218, 3135, 3225, 3128, 3121, 3114, 3107, 3093, 3094, 3108, 3115, 3122, 3129, 3226, 3136, 3219, 3143, 3150, 3157, 3161, 3212, 3200, 3193, 3176 ],
          "attributes": {
            "hdlname": "cpu_I _zz_110_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1110.23-1110.31"
          }
        },
        "cpu_I._zz_114_": {
          "hide_name": 0,
          "bits": [ 2052, 2053, 2054, 2055, 2056 ],
          "attributes": {
            "hdlname": "cpu_I _zz_114_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1114.23-1114.31"
          }
        },
        "cpu_I._zz_115_": {
          "hide_name": 0,
          "bits": [ 2059, 2067, 2063, 2071, 2061, 2069, 2065, 2073, 2060, 2068, 2064, 2072, 2062, 2070, 2066, 2074, 2140, 2148, 2144, 2152, 2142, 2150, 2146, 2154, 2141, 2149, 2145, 2153, 2143, 2151, 2147, 2155 ],
          "attributes": {
            "hdlname": "cpu_I _zz_115_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1115.23-1115.31"
          }
        },
        "cpu_I._zz_11_": {
          "hide_name": 0,
          "bits": [ 3287, 3286 ],
          "attributes": {
            "hdlname": "cpu_I _zz_11_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:694.20-694.27"
          }
        },
        "cpu_I._zz_122_": {
          "hide_name": 0,
          "bits": [ 966, 964, 962 ],
          "attributes": {
            "hdlname": "cpu_I _zz_122_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1123.23-1123.31"
          }
        },
        "cpu_I._zz_125_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_125_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1126.23-1126.31"
          }
        },
        "cpu_I._zz_126_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_126_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1127.23-1127.31"
          }
        },
        "cpu_I._zz_127_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_127_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1128.23-1128.31"
          }
        },
        "cpu_I._zz_128_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_128_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1129.23-1129.31"
          }
        },
        "cpu_I._zz_129_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_129_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1130.23-1130.31"
          }
        },
        "cpu_I._zz_12_": {
          "hide_name": 0,
          "bits": [ 3287, 3286 ],
          "attributes": {
            "hdlname": "cpu_I _zz_12_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:695.20-695.27"
          }
        },
        "cpu_I._zz_130_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_130_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1131.23-1131.31"
          }
        },
        "cpu_I._zz_132_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_132_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1136.23-1136.31"
          }
        },
        "cpu_I._zz_133_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_133_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1137.23-1137.31"
          }
        },
        "cpu_I._zz_134_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_134_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1138.23-1138.31"
          }
        },
        "cpu_I._zz_135_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_135_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1139.23-1139.31"
          }
        },
        "cpu_I._zz_136_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_136_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1140.23-1140.31"
          }
        },
        "cpu_I._zz_137_": {
          "hide_name": 0,
          "bits": [ 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_137_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1141.23-1141.31"
          }
        },
        "cpu_I._zz_138_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_138_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1162.23-1162.31"
          }
        },
        "cpu_I._zz_13_": {
          "hide_name": 0,
          "bits": [ 3287, 3286 ],
          "attributes": {
            "hdlname": "cpu_I _zz_13_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:696.20-696.27"
          }
        },
        "cpu_I._zz_140_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_140_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1164.23-1164.31"
          }
        },
        "cpu_I._zz_141_": {
          "hide_name": 0,
          "bits": [ 2720, 2668, 2685, 2690, 2695, 2700, 2705, 2710, 2718, 2653, 2712, 2722, 2727, 2732, 2737, 2742, 2747, 2750, 2603, 2611, 2616, 2621, 2626, 2631, 2636, 2641, 2646, 2651, 2663, 2675, 2680, 2752 ],
          "attributes": {
            "hdlname": "cpu_I _zz_141_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1229.23-1229.31"
          }
        },
        "cpu_I._zz_145_": {
          "hide_name": 0,
          "bits": [ 2842, 2770, 2759, 2848, 4120, 4115, 4110, 2846, 4099, 4047, 4098, 2852, 4089, 4084, 4079, 4074, 4069, 4064, 4059, 4054, 2851, 4038, 4033, 4028, 2845, 4019, 4014, 4009, 2849, 2756, 2771, 2843, "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_145_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1237.23-1237.31"
          }
        },
        "cpu_I._zz_147_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_147_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1240.23-1240.31"
          }
        },
        "cpu_I._zz_148_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 7052, "0", "0", "0", 7053, "0", "0", "0", 7054, 7055, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_148_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1320.23-1320.31",
            "unused_bits": "3 7 11 12"
          }
        },
        "cpu_I._zz_149_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 7056, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_149_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1321.23-1321.31",
            "unused_bits": "3"
          }
        },
        "cpu_I._zz_14_": {
          "hide_name": 0,
          "bits": [ 3276, 3289 ],
          "attributes": {
            "hdlname": "cpu_I _zz_14_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:704.20-704.27"
          }
        },
        "cpu_I._zz_150_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 7057, "0", "0", "0", 7058, "0", "0", "0", 7059, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_150_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1322.23-1322.31",
            "unused_bits": "3 7 11"
          }
        },
        "cpu_I._zz_152_": {
          "hide_name": 0,
          "bits": [ 1029, 1029, "0", 7060, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 7061 ],
          "attributes": {
            "hdlname": "cpu_I _zz_152_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1324.23-1324.31",
            "unused_bits": "3 31"
          }
        },
        "cpu_I._zz_155_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_155_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1327.23-1327.31"
          }
        },
        "cpu_I._zz_156_": {
          "hide_name": 0,
          "bits": [ "1", 7062, 7063, 7063 ],
          "attributes": {
            "hdlname": "cpu_I _zz_156_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1340.23-1340.31",
            "unused_bits": "1 2 3"
          }
        },
        "cpu_I._zz_15_": {
          "hide_name": 0,
          "bits": [ 3276, 3289 ],
          "attributes": {
            "hdlname": "cpu_I _zz_15_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:705.20-705.27"
          }
        },
        "cpu_I._zz_163_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_163_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:373.23-373.31"
          }
        },
        "cpu_I._zz_164_": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I _zz_164_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:374.23-374.31"
          }
        },
        "cpu_I._zz_167_": {
          "hide_name": 0,
          "bits": [ "x", "x", 7022, 7023, 7024, 7025, 7026, 7027, 7028, 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043, 7044, 7045, 7046, 7047, 7048, 7049, 7050, 7051 ],
          "attributes": {
            "hdlname": "cpu_I _zz_167_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:377.23-377.31",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu_I._zz_169_": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
            "hdlname": "cpu_I _zz_169_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:396.23-396.31"
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 1551, 2054, 2302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1532, 2055, 2302, 2303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2091, 2092, 2093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1534, 2053, 2304, 2305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1530, 2052, 2306, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2145, 2308, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1552, 2053, 2309, 2310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_DFFSS_D_Q": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "cpu_I._zz_169__SB_DFFSS_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029, 2029 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "cpu_I._zz_169__SB_DFFSS_D_S": {
          "hide_name": 0,
          "bits": [ 2311 ],
          "attributes": {
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 1551, 2266, 2313, 2301 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2315, 2316, 2317, 2314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2112, 2318, 2296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1533, 2266, 2319, 2312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2321, 2322, 2320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_169__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2323, 2324, 2294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_16_": {
          "hide_name": 0,
          "bits": [ 3276, 3289 ],
          "attributes": {
            "hdlname": "cpu_I _zz_16_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:706.20-706.27"
          }
        },
        "cpu_I._zz_170_": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I _zz_170_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:397.23-397.31"
          }
        },
        "cpu_I._zz_174_": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I _zz_174_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:401.23-401.31"
          }
        },
        "cpu_I._zz_175_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_175_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:402.23-402.31"
          }
        },
        "cpu_I._zz_17_": {
          "hide_name": 0,
          "bits": [ 3288, 1362 ],
          "attributes": {
            "hdlname": "cpu_I _zz_17_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:712.20-712.27"
          }
        },
        "cpu_I._zz_180_": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
            "hdlname": "cpu_I _zz_180_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:407.23-407.31"
          }
        },
        "cpu_I._zz_181_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_181_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:408.23-408.31"
          }
        },
        "cpu_I._zz_186_": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "hdlname": "cpu_I _zz_186_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:413.23-413.31"
          }
        },
        "cpu_I._zz_187_": {
          "hide_name": 0,
          "bits": [ 966, 964 ],
          "attributes": {
            "hdlname": "cpu_I _zz_187_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:414.23-414.31"
          }
        },
        "cpu_I._zz_18_": {
          "hide_name": 0,
          "bits": [ 3288, 1362 ],
          "attributes": {
            "hdlname": "cpu_I _zz_18_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:713.20-713.27"
          }
        },
        "cpu_I._zz_191_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_191_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:418.23-418.31"
          }
        },
        "cpu_I._zz_193_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_193_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:420.23-420.31"
          }
        },
        "cpu_I._zz_196_": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "hdlname": "cpu_I _zz_196_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:423.23-423.31"
          }
        },
        "cpu_I._zz_198_": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "hdlname": "cpu_I _zz_198_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:425.23-425.31"
          }
        },
        "cpu_I._zz_199_": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "hdlname": "cpu_I _zz_199_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:426.23-426.31"
          }
        },
        "cpu_I._zz_19_": {
          "hide_name": 0,
          "bits": [ 3288, 1362 ],
          "attributes": {
            "hdlname": "cpu_I _zz_19_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:714.20-714.27"
          }
        },
        "cpu_I._zz_1_": {
          "hide_name": 0,
          "bits": [ 2331, 2330 ],
          "attributes": {
            "hdlname": "cpu_I _zz_1_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:675.20-675.26"
          }
        },
        "cpu_I._zz_200_": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_200_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:427.23-427.31"
          }
        },
        "cpu_I._zz_201_": {
          "hide_name": 0,
          "bits": [ 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_201_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:428.23-428.31"
          }
        },
        "cpu_I._zz_202_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_202_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:429.23-429.31"
          }
        },
        "cpu_I._zz_203_": {
          "hide_name": 0,
          "bits": [ 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_203_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:430.23-430.31"
          }
        },
        "cpu_I._zz_204_": {
          "hide_name": 0,
          "bits": [ 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_204_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:431.23-431.31"
          }
        },
        "cpu_I._zz_205_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 4995, 4994, 4993, 4992, 4991, 4990, 4989, 5003, 5002, 5001, 5000, 4999, 4998, 4997, 4996, 4988, 4987, 4987 ],
          "attributes": {
            "hdlname": "cpu_I _zz_205_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:432.23-432.31"
          }
        },
        "cpu_I._zz_206_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 4995, 4994, 4993, 4992, 4991, 4990, 4989, 5003, 5002, 5001, 5000, 4999, 4998, 4997, 4996, 4988, 4987, 4987, 4987, 4987 ],
          "attributes": {
            "hdlname": "cpu_I _zz_206_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:433.23-433.31"
          }
        },
        "cpu_I._zz_207_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4959, 4958, 4957, 4956, 4955, 4954, 4953, 4952, 4967, 4966, 4965, 4964, 4963, 4962, 4961, 4960, 4951, 4950 ],
          "attributes": {
            "hdlname": "cpu_I _zz_207_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:434.23-434.31"
          }
        },
        "cpu_I._zz_208_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4959, 4958, 4957, 4956, 4955, 4954, 4953, 4952, 4967, 4966, 4965, 4964, 4963, 4962, 4961, 4960, 4951, 4950, 4950, 4950 ],
          "attributes": {
            "hdlname": "cpu_I _zz_208_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:435.23-435.31"
          }
        },
        "cpu_I._zz_209_": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "hdlname": "cpu_I _zz_209_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:436.23-436.31"
          }
        },
        "cpu_I._zz_209__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2328, 2332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_20_": {
          "hide_name": 0,
          "bits": [ 4278, 4277 ],
          "attributes": {
            "hdlname": "cpu_I _zz_20_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:715.20-715.27"
          }
        },
        "cpu_I._zz_210_": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
            "hdlname": "cpu_I _zz_210_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:437.23-437.31"
          }
        },
        "cpu_I._zz_210__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2336, 2331, 3278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_211_": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
            "hdlname": "cpu_I _zz_211_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:438.23-438.31"
          }
        },
        "cpu_I._zz_212_": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
            "hdlname": "cpu_I _zz_212_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:439.23-439.31"
          }
        },
        "cpu_I._zz_213_": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "hdlname": "cpu_I _zz_213_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:440.23-440.31"
          }
        },
        "cpu_I._zz_213__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1543, 1364, 2338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_213__SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3276, 2343, 2342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_214_": {
          "hide_name": 0,
          "bits": [ 2348, 2444, 2352, 2430, 2476, 2514, 2548, 2556, 2559, 2568, 2571, 2355, 2483, 2358, 2478, 2402, 2448, 2447, 2446, 2445, 2440, 2438, 2436, 2434, 2432, 2427, 2425, 2418, 2417, 2414, 2413, 2409, "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_214_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:441.23-441.31"
          }
        },
        "cpu_I._zz_215_": {
          "hide_name": 0,
          "bits": [ 2348, 2444, 2352, 2430, 2476, 2514, 2548, 2556, 2559, 2568, 2571, 2355, 2483, 2358, 2478, 2402, 2448, 2447, 2446, 2445, 2440, 2438, 2436, 2434, 2432, 2427, 2425, 2418, 2417, 2414, 2413, 2409 ],
          "attributes": {
            "hdlname": "cpu_I _zz_215_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:442.23-442.31"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 2344, 2356, 2357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2364, 2365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2375, 2368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2381, 2373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2372, 2374, 2376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2367, 2371, 2369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2377, 2388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2372, 2389, 2391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 2344, 2400, 2401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2403, 2404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2406, 2407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 2408, 2400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 2344, 2408, 2356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 2344, 2353, 2354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2359, 2410, 2421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_17_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2344, 2408, 2422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2344, 2428, 2429, 2422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2359, 2419, 2420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2362, 2449, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2367, 2520, 2455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2458, 2456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2372, 2457, 2460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2464, 2452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2468, 2462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2372, 2465, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 2344, 2412, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 2344, 2416, 2482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 2344, 2475, 2439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2485, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2491, 2494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2495, 2496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2492, 2493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2490, 2489 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2459, 2461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2500, 2501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 2344, 2408, 2439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2484, 2486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2506, 2507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 2344, 2512, 2513, 2437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2362, 2363, 2515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2370, 2518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2390, 2497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2372, 2498, 2499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2367, 2519, 2520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2502, 2503 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2372, 2504, 2505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2359, 2362, 2529, 2516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2454, 2453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2530, 2531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2367, 2534, 2533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 2344, 2408, 2437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2415, 2361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2538, 2539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2410, 2540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2362, 2411, 2423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2367, 2541, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2543, 2544 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 2344, 2547, 2435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_5_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2480, 2549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 2344, 2554, 2555, 2433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2362, 2405, 2451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 2344, 2408, 2433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_6_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2359, 2557, 2411, 2404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 2344, 2431, 2558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2344, 2345, 2346, 2347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_7_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2359, 2562, 2561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 2344, 2426, 2567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2359, 2410, 2569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2344, 2441, 2442, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_8_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2517, 2366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 2344, 2424, 2570 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2359, 2410, 2574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2344, 2349, 2350, 2351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2362, 2575, 2551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2367, 2577, 2576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2359, 2362, 2563, 2488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2550, 2551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2362, 2410, 2584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2359, 2479, 2481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2367, 2508, 2509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2372, 2545, 2546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2362, 2585, 2586 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2367, 2510, 2511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2359, 2572, 2573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_215__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2362, 2552, 2553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_217_": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "hdlname": "cpu_I _zz_217_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:444.23-444.31"
          }
        },
        "cpu_I._zz_217__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1543, 2328, 2587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_218_": {
          "hide_name": 0,
          "bits": [ 2329 ],
          "attributes": {
            "hdlname": "cpu_I _zz_218_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:445.23-445.31"
          }
        },
        "cpu_I._zz_21_": {
          "hide_name": 0,
          "bits": [ 4278, 4277 ],
          "attributes": {
            "hdlname": "cpu_I _zz_21_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:716.20-716.27"
          }
        },
        "cpu_I._zz_221_": {
          "hide_name": 0,
          "bits": [ 3966 ],
          "attributes": {
            "hdlname": "cpu_I _zz_221_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:448.23-448.31"
          }
        },
        "cpu_I._zz_223_": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "hdlname": "cpu_I _zz_223_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:450.23-450.31"
          }
        },
        "cpu_I._zz_223__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1363, 1364, 2331, 2589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_224_": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
            "hdlname": "cpu_I _zz_224_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:451.23-451.31"
          }
        },
        "cpu_I._zz_226_": {
          "hide_name": 0,
          "bits": [ "x", "x", 7064, 7065 ],
          "attributes": {
            "hdlname": "cpu_I _zz_226_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:453.23-453.31",
            "unused_bits": "2 3"
          }
        },
        "cpu_I._zz_227_": {
          "hide_name": 0,
          "bits": [ "0", "0", 7066 ],
          "attributes": {
            "hdlname": "cpu_I _zz_227_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:454.23-454.31",
            "unused_bits": "2"
          }
        },
        "cpu_I._zz_228_": {
          "hide_name": 0,
          "bits": [ "0", "0", 7067, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_228_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:455.23-455.31",
            "unused_bits": "2"
          }
        },
        "cpu_I._zz_229_": {
          "hide_name": 0,
          "bits": [ 1542, 1541, 1539, 1538, 1548, 1547, 1546, 1540, 1529, 1528, 2853, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_229_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:456.23-456.31"
          }
        },
        "cpu_I._zz_22_": {
          "hide_name": 0,
          "bits": [ 3294, 3291 ],
          "attributes": {
            "hdlname": "cpu_I _zz_22_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:718.20-718.27"
          }
        },
        "cpu_I._zz_230_": {
          "hide_name": 0,
          "bits": [ "0", 1542, 1541, 1539, 1538, 1548, 1547, 1546, 1540, 1529, 1528, 2853, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_230_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:457.23-457.31"
          }
        },
        "cpu_I._zz_231_": {
          "hide_name": 0,
          "bits": [ 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1530, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_231_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:458.23-458.31"
          }
        },
        "cpu_I._zz_232_": {
          "hide_name": 0,
          "bits": [ 1542, 1541, 1539, 1538, 1548, 1547, 1546, 1540, 1529, 1528, 2853, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_232_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:459.23-459.31"
          }
        },
        "cpu_I._zz_233_": {
          "hide_name": 0,
          "bits": [ "0", 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1530, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_233_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:460.23-460.31"
          }
        },
        "cpu_I._zz_234_": {
          "hide_name": 0,
          "bits": [ "0", 1542, 1541, 1539, 1538, 1548, 1547, 1546, 1540, 1529, 1528, 2853, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_234_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:461.23-461.31"
          }
        },
        "cpu_I._zz_235_": {
          "hide_name": 0,
          "bits": [ 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1530, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_235_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:462.23-462.31"
          }
        },
        "cpu_I._zz_236_": {
          "hide_name": 0,
          "bits": [ 1542, 1541, 1539, 1538, 1548, 1547, 1546, 1540, 1529, 1528, 2853, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_236_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:463.23-463.31"
          }
        },
        "cpu_I._zz_238_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1" ],
          "attributes": {
            "hdlname": "cpu_I _zz_238_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:465.23-465.31"
          }
        },
        "cpu_I._zz_239_": {
          "hide_name": 0,
          "bits": [ 960, 958, 956, 954, 952 ],
          "attributes": {
            "hdlname": "cpu_I _zz_239_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:466.23-466.31"
          }
        },
        "cpu_I._zz_23_": {
          "hide_name": 0,
          "bits": [ 3294, 3291 ],
          "attributes": {
            "hdlname": "cpu_I _zz_23_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:719.20-719.27"
          }
        },
        "cpu_I._zz_240_": {
          "hide_name": 0,
          "bits": [ 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_240_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:467.23-467.31"
          }
        },
        "cpu_I._zz_241_": {
          "hide_name": 0,
          "bits": [ 978, 976, 974, 972, 970, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_241_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:468.23-468.31"
          }
        },
        "cpu_I._zz_246_": {
          "hide_name": 0,
          "bits": [ 2991, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_246_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:473.23-473.31"
          }
        },
        "cpu_I._zz_247_": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_247_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:474.23-474.31"
          }
        },
        "cpu_I._zz_248_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_248_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:475.23-475.31"
          }
        },
        "cpu_I._zz_249_": {
          "hide_name": 0,
          "bits": [ 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_249_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:476.23-476.31"
          }
        },
        "cpu_I._zz_24_": {
          "hide_name": 0,
          "bits": [ 3294, 3291 ],
          "attributes": {
            "hdlname": "cpu_I _zz_24_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:720.20-720.27"
          }
        },
        "cpu_I._zz_250_": {
          "hide_name": 0,
          "bits": [ 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 950, 966, 964, 962, 960, 958, 956, 954, 952, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_250_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:477.23-477.31"
          }
        },
        "cpu_I._zz_251_": {
          "hide_name": 0,
          "bits": [ 976, 974, 972, 970, 1000, 998, 996, 990, 968, 946, 978, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_251_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:478.23-478.31"
          }
        },
        "cpu_I._zz_252_": {
          "hide_name": 0,
          "bits": [ 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_252_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:479.23-479.31"
          }
        },
        "cpu_I._zz_253_": {
          "hide_name": 0,
          "bits": [ "0", 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 950, 966, 964, 962, 960, 958, 956, 954, 952, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_253_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:480.23-480.31"
          }
        },
        "cpu_I._zz_254_": {
          "hide_name": 0,
          "bits": [ "0", 976, 974, 972, 970, 1000, 998, 996, 990, 968, 946, 978, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_254_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:481.23-481.31"
          }
        },
        "cpu_I._zz_255_": {
          "hide_name": 0,
          "bits": [ 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_255_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:482.23-482.31"
          }
        },
        "cpu_I._zz_256_": {
          "hide_name": 0,
          "bits": [ 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 950, 966, 964, 962, 960, 958, 956, 954, 952, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_256_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:483.23-483.31"
          }
        },
        "cpu_I._zz_257_": {
          "hide_name": 0,
          "bits": [ 976, 974, 972, 970, 1000, 998, 996, 990, 968, 946, 978, 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_257_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:484.23-484.31"
          }
        },
        "cpu_I._zz_258_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1" ],
          "attributes": {
            "hdlname": "cpu_I _zz_258_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:485.23-485.31"
          }
        },
        "cpu_I._zz_259_": {
          "hide_name": 0,
          "bits": [ 3569, 3491, 3477, 3465, 3452, 3433, 3631, 3408, 3391, 3374, 3562, 3543, 3533, 3523, 3512, 3503, 3415, 3550, 3575, 3584, 3592, 3600, 3609, 3618, 3626, 3307, 3321, 3329, 3338, 3347, 3356, 3365, 3493, 3480, 3468, 3455, 3439, 3435, 3411, 3394, 3380, 3376, 3546, 3536, 3526, 3515, 3506, 3421, 3417, 3552, 3577, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310, 3310 ],
          "attributes": {
            "hdlname": "cpu_I _zz_259_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:486.23-486.31"
          }
        },
        "cpu_I._zz_25_": {
          "hide_name": 0,
          "bits": [ 1822, 1823 ],
          "attributes": {
            "hdlname": "cpu_I _zz_25_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:726.20-726.27"
          }
        },
        "cpu_I._zz_260_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3494, 3481, 3469, 3456, 3440, 3436, 3412, 3395, 3381, 3377, 3547, 3537, 3527, 3516, 3507, 3422, 3418, 3553, 3578, 3586, 3594, 3602, 3611, 3620, 3314, 3311, 3323, 3331, 3340, 3349, 3358, 3367, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_260_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:487.23-487.31"
          }
        },
        "cpu_I._zz_261_": {
          "hide_name": 0,
          "bits": [ 3569, 3491, 3477, 3465, 3452, 3433, 3631, 3408, 3391, 3374, 3562, 3543, 3533, 3523, 3512, 3503, 3415, 3550, 3575, 3584, 3592, 3600, 3609, 3618, 3626, 3307, 3321, 3329, 3338, 3347, 3356, 3365 ],
          "attributes": {
            "hdlname": "cpu_I _zz_261_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:488.23-488.31"
          }
        },
        "cpu_I._zz_264_": {
          "hide_name": 0,
          "bits": [ 7068, "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_264_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:491.23-491.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_265_": {
          "hide_name": 0,
          "bits": [ 5151, 5188, 5202, 5205, 5208, 5211, 5214, 5220, 5223, 5241, 5180, 5215, 5224, 5227, 5230, 5233, 5236, 5239, 5240, 5154, 5159, 5162, 5199, 5167, 5170, 5173, 5176, 5179, 5185, 5191, 5194, 5197, "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_265_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:492.23-492.31"
          }
        },
        "cpu_I._zz_267_": {
          "hide_name": 0,
          "bits": [ 2752, 2719, 2667, 2684, 2689, 2694, 2699, 2704, 2709, 2717, 2652, 2711, 2721, 2726, 2731, 2736, 2741, 2746, 2749, 2601, 2610, 2615, 2620, 2625, 2630, 2635, 2640, 2645, 2650, 2662, 2674, 2679 ],
          "attributes": {
            "hdlname": "cpu_I _zz_267_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:494.23-494.31"
          }
        },
        "cpu_I._zz_268_": {
          "hide_name": 0,
          "bits": [ 7069, 2720, 2668, 2685, 2690, 2695, 2700, 2705, 2710, 2718, 2653, 2712, 2722, 2727, 2732, 2737, 2742, 2747, 2750, 2603, 2611, 2616, 2621, 2626, 2631, 2636, 2641, 2646, 2651, 2663, 2675, 2680, 2752 ],
          "attributes": {
            "hdlname": "cpu_I _zz_268_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:495.23-495.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_269_": {
          "hide_name": 0,
          "bits": [ 2670, 2666, 2683, 2688, 2693, 2698, 2703, 2708, 2716, 2597, 2658, 2715, 2725, 2730, 2735, 2740, 2745, 2748, 2600, 2609, 2614, 2619, 2624, 2629, 2634, 2639, 2644, 2649, 2661, 2673, 2678, 2594, "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_269_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:496.23-496.31"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2598, 2599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 2599 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2607, 2608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2612, 2613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2617, 2618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 2618 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2622, 2623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 2623 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2627, 2628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 2628 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2632, 2633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 2633 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2637, 2638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 2638 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2642, 2643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 2643 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2647, 2648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 2648 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2595, 2596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2596 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2659, 2660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 2660 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2664, 2665 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 2665 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_21_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 2669 ],
          "attributes": {
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2671, 2672 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2676, 2677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 2677 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2681, 2682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 2682 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2686, 2687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 2687 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2691, 2692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 2692 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2696, 2697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 2697 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2701, 2702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 2702 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2706, 2707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 2707 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2656, 2657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2657 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2655, 2654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 2654 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2713, 2714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 2714 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2723, 2724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 2724 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2728, 2729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 2729 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2733, 2734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 2734 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2738, 2739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 2739 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2743, 2744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 2744 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2606, 2605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2592, 2593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_269__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2593 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1527.22-1527.99|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_26_": {
          "hide_name": 0,
          "bits": [ 1822, 1823 ],
          "attributes": {
            "hdlname": "cpu_I _zz_26_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:727.20-727.27"
          }
        },
        "cpu_I._zz_270_": {
          "hide_name": 0,
          "bits": [ 2670, 2666, 2683, 2688, 2693, 2698, 2703, 2708, 2716, 2597, 2658, 2715, 2725, 2730, 2735, 2740, 2745, 2748, 2600, 2609, 2614, 2619, 2624, 2629, 2634, 2639, 2644, 2649, 2661, 2673, 2678, 2594, "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_270_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:497.23-497.31"
          }
        },
        "cpu_I._zz_271_": {
          "hide_name": 0,
          "bits": [ 2670, 2666, 2683, 2688, 2693, 2698, 2703, 2708, 2716, 2597, 2658, 2715, 2725, 2730, 2735, 2740, 2745, 2748, 2600, 2609, 2614, 2619, 2624, 2629, 2634, 2639, 2644, 2649, 2661, 2673, 2678, 2594, "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_271_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:498.23-498.31"
          }
        },
        "cpu_I._zz_272_": {
          "hide_name": 0,
          "bits": [ 2604 ],
          "attributes": {
            "hdlname": "cpu_I _zz_272_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:499.23-499.31"
          }
        },
        "cpu_I._zz_273_": {
          "hide_name": 0,
          "bits": [ 2604, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_273_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:500.23-500.31"
          }
        },
        "cpu_I._zz_275_": {
          "hide_name": 0,
          "bits": [ 7070, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_275_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:502.23-502.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_277_": {
          "hide_name": 0,
          "bits": [ 7071, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_277_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:504.23-504.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_278_": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "hdlname": "cpu_I _zz_278_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:505.23-505.31"
          }
        },
        "cpu_I._zz_278__SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 1107, 1037, 1043, 2753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2378, 2473, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2755, 2762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2760, 2761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_278__SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1173, 1034, 2754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_279_": {
          "hide_name": 0,
          "bits": [ 2763 ],
          "attributes": {
            "hdlname": "cpu_I _zz_279_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:506.23-506.31"
          }
        },
        "cpu_I._zz_279__SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 1037, 1029, 2764, 2765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_279__SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2261, 2763, 2766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_279__SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2767 ],
          "attributes": {
          }
        },
        "cpu_I._zz_279__SB_LUT4_I2_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 2260, 2035, 1475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_279__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2378, 2469, 2470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_27_": {
          "hide_name": 0,
          "bits": [ 4907, 4906 ],
          "attributes": {
            "hdlname": "cpu_I _zz_27_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:752.20-752.27"
          }
        },
        "cpu_I._zz_280_": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
            "hdlname": "cpu_I _zz_280_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:507.23-507.31"
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 1037, 1029, 2772, 2773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2774, 2777, 2780 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2775, 2776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1112, 1110, 1106, 1105, 1103, 1101, 1099, 1097, 1095, 1093, 1091, 1089, 1085, 1083, 1081, 1079, 1077, 1075, 1073, 1071, 1069, 1067, 1124, 1122, 1120, 1118, 1116, 1114, 1108, 1087, 1065, 1064 ],
          "attributes": {
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1146, 2785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1203, 2787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1201, 2789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1199, 2791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1197, 2793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1195, 2795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1193, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1191, 2799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1189, 2801 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1187, 2803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2768, 2784, 1039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1237, 2807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1235, 2809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1233, 2811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1231, 2813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1229, 2815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1227, 2817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1225, 2819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1206, 2821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1185, 2823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1059, 2825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1220, 2806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1218, 2828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1216, 2830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1054, 2832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1211, 2835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1209, 2837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1136, 2839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2768, 1223, 2783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_280__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2378, 1251, 2467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_281_": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
            "hdlname": "cpu_I _zz_281_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:508.23-508.31"
          }
        },
        "cpu_I._zz_281__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2378, 2386, 2387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_281__SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 4115, 2847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_281__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 964, 966, 2387, 2844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_282_": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "hdlname": "cpu_I _zz_282_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:509.23-509.31"
          }
        },
        "cpu_I._zz_282__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2378, 2471, 2472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_282__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 964, 966, 2472, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_283_": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "hdlname": "cpu_I _zz_283_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:510.23-510.31"
          }
        },
        "cpu_I._zz_284_": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
            "hdlname": "cpu_I _zz_284_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:511.23-511.31"
          }
        },
        "cpu_I._zz_284__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2378, 2398, 2399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_284__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 964, 966, 2399, 2850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_285_": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
            "hdlname": "cpu_I _zz_285_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:512.23-512.31"
          }
        },
        "cpu_I._zz_286_": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "hdlname": "cpu_I _zz_286_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:513.23-513.31"
          }
        },
        "cpu_I._zz_287_": {
          "hide_name": 0,
          "bits": [ 7072, 7073, 7074, 7075, "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_287_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:514.23-514.31",
            "unused_bits": "0 1 2 3"
          }
        },
        "cpu_I._zz_288_": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I _zz_288_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:515.23-515.31"
          }
        },
        "cpu_I._zz_289_": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I _zz_289_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:516.23-516.31"
          }
        },
        "cpu_I._zz_28_": {
          "hide_name": 0,
          "bits": [ 1240, 1239 ],
          "attributes": {
            "hdlname": "cpu_I _zz_28_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:754.20-754.27"
          }
        },
        "cpu_I._zz_291_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_291_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:518.23-518.31"
          }
        },
        "cpu_I._zz_292_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_292_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:519.23-519.31"
          }
        },
        "cpu_I._zz_293_": {
          "hide_name": 0,
          "bits": [ 2853 ],
          "attributes": {
            "hdlname": "cpu_I _zz_293_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:520.23-520.31"
          }
        },
        "cpu_I._zz_293__SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1542, 2853, 2854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_294_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 2329, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_294_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:521.23-521.31"
          }
        },
        "cpu_I._zz_295_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_295_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:522.23-522.31"
          }
        },
        "cpu_I._zz_299_": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_299_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:526.23-526.31"
          }
        },
        "cpu_I._zz_29_": {
          "hide_name": 0,
          "bits": [ 5377, 5376 ],
          "attributes": {
            "hdlname": "cpu_I _zz_29_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:756.20-756.27"
          }
        },
        "cpu_I._zz_2_": {
          "hide_name": 0,
          "bits": [ 2331, 2330 ],
          "attributes": {
            "hdlname": "cpu_I _zz_2_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:676.20-676.26"
          }
        },
        "cpu_I._zz_300_": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
            "hdlname": "cpu_I _zz_300_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:527.23-527.31"
          }
        },
        "cpu_I._zz_301_": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "hdlname": "cpu_I _zz_301_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:528.23-528.31"
          }
        },
        "cpu_I._zz_302_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362, 7076, 3287, 3286, 2337, 7077, 2333, 2327, 2341, 7078, 7079, 2340, 3966, 2588, 2857, 2856 ],
          "attributes": {
            "hdlname": "cpu_I _zz_302_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:529.23-529.31",
            "unused_bits": "10 14 18 19"
          }
        },
        "cpu_I._zz_303_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_303_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:530.23-530.31"
          }
        },
        "cpu_I._zz_304_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_304_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:531.23-531.31"
          }
        },
        "cpu_I._zz_305_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, 1364, 1543, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_305_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:532.23-532.31"
          }
        },
        "cpu_I._zz_306_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_306_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:533.23-533.31"
          }
        },
        "cpu_I._zz_307_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 1364, 1543, "0", 1363, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_307_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:534.23-534.31"
          }
        },
        "cpu_I._zz_308_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_308_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:535.23-535.31"
          }
        },
        "cpu_I._zz_30_": {
          "hide_name": 0,
          "bits": [ 3968, 3967 ],
          "attributes": {
            "hdlname": "cpu_I _zz_30_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:764.20-764.27"
          }
        },
        "cpu_I._zz_312_": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_312_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:539.23-539.31"
          }
        },
        "cpu_I._zz_313_": {
          "hide_name": 0,
          "bits": [ 2857 ],
          "attributes": {
            "hdlname": "cpu_I _zz_313_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:540.23-540.31"
          }
        },
        "cpu_I._zz_314_": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "hdlname": "cpu_I _zz_314_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:541.23-541.31"
          }
        },
        "cpu_I._zz_315_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362, 7080, 3287, 3286, 2337, 7081, 2333, 2327, 2341, 7082, 7083, 2340, 3966 ],
          "attributes": {
            "hdlname": "cpu_I _zz_315_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:542.23-542.31",
            "unused_bits": "10 14 18 19"
          }
        },
        "cpu_I._zz_316_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", 1543, "0", "0", "0", "0", "0", "0", "0", 1362, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_316_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:543.23-543.31"
          }
        },
        "cpu_I._zz_317_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_317_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:544.23-544.31"
          }
        },
        "cpu_I._zz_31_": {
          "hide_name": 0,
          "bits": [ 2970, 2860, 2861, 2936, 2976, 3003, 3025, 3038, 3050, 3064, 3067, 2863, 2875, 2885, 2888, 2901, 2904, 2916, 2919, 2922, 2925, 2939, 2942, 2945, 2957, 2960, 2963, 2966, 2984, 2980, 2969, 2971 ],
          "attributes": {
            "hdlname": "cpu_I _zz_31_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:767.23-767.30"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2850, 2862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2864, 2865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 2866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2867, 2868, 2869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2873, 2874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2876, 2877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 2878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2879, 4875, 4796, 4778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2880, 2868, 2881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2526, 2886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1163, 1034, 2889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1082, 1037, 1043, 2890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2886, 2887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2891, 2892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 2893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2525, 4884, 4865, 2895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2896, 2868, 2897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2527, 2902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1161, 1034, 2905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1078, 1037, 1043, 2906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2902, 2903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2907, 2908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 2909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2911, 2868, 2912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2398, 2923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1157, 1034, 2926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1070, 1037, 1043, 2927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2923, 2924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2928, 2929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 966, 1250, 2398, 2930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2474, 2362, 2931, 4818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2932, 2868, 2933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2392, 2943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1181, 1034, 2946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1123, 1037, 1043, 2947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2943, 2944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2948, 2949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 2950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2952, 2868, 2953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2858, 1129, 2935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2972, 2973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I1": {
          "hide_name": 0,
          "bits": [ 964, 966, 2471, 2981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1174, 1034, 2985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1109, 1037, 1043, 2986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 2858, 2981, 2982, 2983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1254, 1242, 2382, 4845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1254, 1242, 2471, 2988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 2471, 2989, 2990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2990 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 2992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2993, 4298, 4299, 4300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2994, 2868, 2995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2380, 2974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1172, 1034, 2997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1104, 1037, 1043, 2998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2974, 2975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_3_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2999, 3000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2383, 3001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1171, 1034, 3004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1102, 1037, 1043, 3005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 2858, 3001, 3002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 3006, 3007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 966, 1250, 2383, 3008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2951, 3032, 3009, 3013 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4264, 2868, 3017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3014, 2991, 2868, 3015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1254, 2383, 3018, 3020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2385, 3023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1170, 1034, 3026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1100, 1037, 1043, 3027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 2858, 3023, 3024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 3028, 3029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 3030 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1254, 2385, 3031, 3033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3034, 2871, 2872, 3035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2844, 3037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 3039, 3040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 3041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2386, 4857, 4840, 3042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1254, 2387, 3043, 3044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3045, 2868, 3046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2393, 3048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1169, 1034, 3051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1096, 1037, 1043, 3052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 2858, 3048, 3049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 3053, 3054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 3055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2470, 2367, 4281, 3056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1254, 2393, 3057, 3058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3059, 2868, 3060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2397, 3065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1167, 1034, 3068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1092, 1037, 1043, 3069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 2858, 3065, 3066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 3070, 3071 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 3072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3010, 3011, 2910, 3012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3074, 2868, 3075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 964, 966, 2470, 2769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2858, 2769, 2859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_31__SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 3077, 3078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_321_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", 1543, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_321_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:548.23-548.31"
          }
        },
        "cpu_I._zz_322_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_322_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:549.23-549.31"
          }
        },
        "cpu_I._zz_324_": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "hdlname": "cpu_I _zz_324_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:551.23-551.31"
          }
        },
        "cpu_I._zz_326_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_326_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:553.23-553.31"
          }
        },
        "cpu_I._zz_327_": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
            "hdlname": "cpu_I _zz_327_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:554.23-554.31"
          }
        },
        "cpu_I._zz_329_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362, 7084, 3287, 3286, 2337, 7085, 2333, 2327, 2341, 7086 ],
          "attributes": {
            "hdlname": "cpu_I _zz_329_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:556.23-556.31",
            "unused_bits": "10 14 18"
          }
        },
        "cpu_I._zz_32_": {
          "hide_name": 0,
          "bits": [ 3179, 3234, 3196, 3082, 3085, 3164, 3231, 3246, 3184, 3251, 3239, 3256, 3261, 3266, 3271, 3088, 3099, 3104, 3111, 3118, 3125, 3222, 3132, 3215, 3139, 3146, 3153, 3167, 3208, 3203, 3189, 3172 ],
          "attributes": {
            "hdlname": "cpu_I _zz_32_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:777.23-777.30"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 3086, 3080, 3087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_10_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3089, 3090, 3091, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 3097, 3080, 3098 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_11_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3100, 3090, 3101, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 3102, 3080, 3103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_12_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3105, 3090, 3106, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 3109, 3080, 3110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_13_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3112, 3090, 3113, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 3116, 3080, 3117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_14_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3119, 3090, 3120, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 3123, 3080, 3124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_15_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3126, 3090, 3127, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 3130, 3080, 3131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_16_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3133, 3090, 3134, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 3137, 3080, 3138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_17_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3140, 3090, 3141, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 3144, 3080, 3145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_18_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3147, 3090, 3148, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 3151, 3080, 3152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_19_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3154, 3090, 3155, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3083, 3080, 3084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3158, 3090, 3159, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 3165, 3080, 3166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_20_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3168, 3090, 3169, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 3170, 3080, 3171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_21_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3173, 3090, 3174, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 3177, 3080, 3178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_22_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3180, 3090, 3181, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 3182, 3080, 3183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 3187, 3080, 3188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_24_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3190, 3090, 3191, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 3194, 3080, 3195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_25_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3197, 3090, 3198, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 3201, 3080, 3202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_26_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3204, 3090, 3205, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 3206, 3080, 3207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_27_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3209, 3090, 3210, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 3213, 3080, 3214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_28_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3216, 3090, 3217, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 3220, 3080, 3221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_29_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3223, 3090, 3224, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3162, 3080, 3163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3227, 3090, 3228, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 3232, 3080, 3233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_30_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3235, 3090, 3236, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 3237, 3080, 3238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_31_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3240, 3090, 3241, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 3229, 3080, 3230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_3_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3242, 3090, 3243, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 3244, 3080, 3245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_4_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3247, 3090, 3248, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 3249, 3080, 3250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_5_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3252, 3090, 3253, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 3254, 3080, 3255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_6_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3257, 3090, 3258, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 3259, 3080, 3260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_7_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3262, 3090, 3263, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 3264, 3080, 3265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_8_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3267, 3090, 3268, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 3269, 3080, 3270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_9_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3272, 3090, 3273, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3079, 3080, 3081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3274, 3090, 3275, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_32__SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3185, 3090, 3186, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_330_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_330_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:557.23-557.31"
          }
        },
        "cpu_I._zz_331_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", 1543, "0", 1363, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_331_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:558.23-558.31"
          }
        },
        "cpu_I._zz_332_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_332_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:559.23-559.31"
          }
        },
        "cpu_I._zz_335_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_335_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:562.23-562.31"
          }
        },
        "cpu_I._zz_336_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_336_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:563.23-563.31"
          }
        },
        "cpu_I._zz_33_": {
          "hide_name": 0,
          "bits": [ 3096, 3095 ],
          "attributes": {
            "hdlname": "cpu_I _zz_33_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:779.20-779.27"
          }
        },
        "cpu_I._zz_343_": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_343_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:570.23-570.31"
          }
        },
        "cpu_I._zz_345_": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "hdlname": "cpu_I _zz_345_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:572.23-572.31"
          }
        },
        "cpu_I._zz_346_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362, 7087, 3287, 3286, 2337, 7088, 2333, 2327 ],
          "attributes": {
            "hdlname": "cpu_I _zz_346_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:573.23-573.31",
            "unused_bits": "10 14"
          }
        },
        "cpu_I._zz_347_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_347_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:574.23-574.31"
          }
        },
        "cpu_I._zz_348_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_348_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:575.23-575.31"
          }
        },
        "cpu_I._zz_349_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_349_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:576.23-576.31"
          }
        },
        "cpu_I._zz_34_": {
          "hide_name": 0,
          "bits": [ 4278, 4277 ],
          "attributes": {
            "hdlname": "cpu_I _zz_34_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:781.20-781.27"
          }
        },
        "cpu_I._zz_350_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", 1543, "0", "0", "0", "0", "0", "0", "0", "0", 1537, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_350_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:577.23-577.31"
          }
        },
        "cpu_I._zz_351_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_351_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:578.23-578.31"
          }
        },
        "cpu_I._zz_352_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", 1543, 2329, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1528, "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_352_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:579.23-579.31"
          }
        },
        "cpu_I._zz_353_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_353_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:580.23-580.31"
          }
        },
        "cpu_I._zz_354_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", 1543, "0", "0", "0", "0", "0", "0", "0", "0", 1537, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_354_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:581.23-581.31"
          }
        },
        "cpu_I._zz_355_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_355_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:582.23-582.31"
          }
        },
        "cpu_I._zz_356_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1362, "0", 1536, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_356_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:583.23-583.31"
          }
        },
        "cpu_I._zz_357_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_357_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:584.23-584.31"
          }
        },
        "cpu_I._zz_35_": {
          "hide_name": 0,
          "bits": [ "0", "0", 4261, 4260, 4259, 3014, 3034, 3045, 3059, 4258, 3074, 2867, 2880, 4256, 2896, 4255, 2911, 4254, 4253, 4252, 2932, 4251, 4266, 2952, 4265, 4264, 4263, 4262, 2994, 4257, 4250, 4249 ],
          "attributes": {
            "hdlname": "cpu_I _zz_35_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:785.23-785.30"
          }
        },
        "cpu_I._zz_361_": {
          "hide_name": 0,
          "bits": [ 7089, 3276, 7090 ],
          "attributes": {
            "hdlname": "cpu_I _zz_361_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:588.23-588.31",
            "unused_bits": "0 2"
          }
        },
        "cpu_I._zz_362_": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "hdlname": "cpu_I _zz_362_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:589.23-589.31"
          }
        },
        "cpu_I._zz_363_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_363_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:590.23-590.31"
          }
        },
        "cpu_I._zz_364_": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "hdlname": "cpu_I _zz_364_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:591.23-591.31"
          }
        },
        "cpu_I._zz_365_": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "hdlname": "cpu_I _zz_365_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:592.23-592.31"
          }
        },
        "cpu_I._zz_366_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362, 7091, 3287, 3286, 2337, 7092 ],
          "attributes": {
            "hdlname": "cpu_I _zz_366_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:593.23-593.31",
            "unused_bits": "10 14"
          }
        },
        "cpu_I._zz_367_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_367_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:594.23-594.31"
          }
        },
        "cpu_I._zz_368_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_368_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:595.23-595.31"
          }
        },
        "cpu_I._zz_369_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", "0", "0", 1363, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_369_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:596.23-596.31"
          }
        },
        "cpu_I._zz_36_": {
          "hide_name": 0,
          "bits": [ 2872, 2871 ],
          "attributes": {
            "hdlname": "cpu_I _zz_36_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:787.20-787.27"
          }
        },
        "cpu_I._zz_370_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_370_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:597.23-597.31"
          }
        },
        "cpu_I._zz_371_": {
          "hide_name": 0,
          "bits": [ 7090 ],
          "attributes": {
            "hdlname": "cpu_I _zz_371_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:598.23-598.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_372_": {
          "hide_name": 0,
          "bits": [ 3276 ],
          "attributes": {
            "hdlname": "cpu_I _zz_372_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:599.23-599.31"
          }
        },
        "cpu_I._zz_372__SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1365, 3277, 3284, 3279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_373_": {
          "hide_name": 0,
          "bits": [ 7089 ],
          "attributes": {
            "hdlname": "cpu_I _zz_373_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:600.23-600.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_374_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", "0", 2329, 1363, "0", "0", "0", "0", "0", "0", "0", 1536, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1548, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_374_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:601.23-601.31"
          }
        },
        "cpu_I._zz_375_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_375_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:602.23-602.31"
          }
        },
        "cpu_I._zz_376_": {
          "hide_name": 0,
          "bits": [ 7093, 7094, 7095, 7096, 2328 ],
          "attributes": {
            "hdlname": "cpu_I _zz_376_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:603.23-603.31",
            "unused_bits": "0 1 2 3"
          }
        },
        "cpu_I._zz_377_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_377_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:604.23-604.31"
          }
        },
        "cpu_I._zz_379_": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
            "hdlname": "cpu_I _zz_379_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:606.23-606.31"
          }
        },
        "cpu_I._zz_37_": {
          "hide_name": 0,
          "bits": [ 2758, 2757 ],
          "attributes": {
            "hdlname": "cpu_I _zz_37_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:789.20-789.27"
          }
        },
        "cpu_I._zz_380_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362, 7097, 3287, 3286 ],
          "attributes": {
            "hdlname": "cpu_I _zz_380_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:607.23-607.31",
            "unused_bits": "10 "
          }
        },
        "cpu_I._zz_381_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_381_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:608.23-608.31"
          }
        },
        "cpu_I._zz_382_": {
          "hide_name": 0,
          "bits": [ 7096 ],
          "attributes": {
            "hdlname": "cpu_I _zz_382_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:609.23-609.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_383_": {
          "hide_name": 0,
          "bits": [ 7095 ],
          "attributes": {
            "hdlname": "cpu_I _zz_383_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:610.23-610.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_384_": {
          "hide_name": 0,
          "bits": [ 7093, 7094 ],
          "attributes": {
            "hdlname": "cpu_I _zz_384_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:611.23-611.31",
            "unused_bits": "0 1"
          }
        },
        "cpu_I._zz_385_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 1364, "0", "0", 1363, "0", "0", "0", "0", "0", 1362, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_385_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:612.23-612.31"
          }
        },
        "cpu_I._zz_386_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_386_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:613.23-613.31"
          }
        },
        "cpu_I._zz_389_": {
          "hide_name": 0,
          "bits": [ 3286 ],
          "attributes": {
            "hdlname": "cpu_I _zz_389_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:616.23-616.31"
          }
        },
        "cpu_I._zz_389__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1540, 3285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_38_": {
          "hide_name": 0,
          "bits": [ 1247, 1246 ],
          "attributes": {
            "hdlname": "cpu_I _zz_38_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:795.20-795.27"
          }
        },
        "cpu_I._zz_390_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_390_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:617.23-617.31"
          }
        },
        "cpu_I._zz_391_": {
          "hide_name": 0,
          "bits": [ 3287 ],
          "attributes": {
            "hdlname": "cpu_I _zz_391_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:618.23-618.31"
          }
        },
        "cpu_I._zz_393_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362 ],
          "attributes": {
            "hdlname": "cpu_I _zz_393_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:620.23-620.31"
          }
        },
        "cpu_I._zz_394_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_394_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:621.23-621.31"
          }
        },
        "cpu_I._zz_395_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 2329, 1363, "0", "0", "0", "0", "0", "0", 1537, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1548, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_395_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:622.23-622.31"
          }
        },
        "cpu_I._zz_396_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_396_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:623.23-623.31"
          }
        },
        "cpu_I._zz_397_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 2329, "0", "0", "0", "0", "0", "0", 1362, 1537, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1548, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_397_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:624.23-624.31"
          }
        },
        "cpu_I._zz_398_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_398_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:625.23-625.31"
          }
        },
        "cpu_I._zz_399_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_399_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:626.23-626.31"
          }
        },
        "cpu_I._zz_39_": {
          "hide_name": 0,
          "bits": [ 1250, 966 ],
          "attributes": {
            "hdlname": "cpu_I _zz_39_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:799.20-799.27"
          }
        },
        "cpu_I._zz_3_": {
          "hide_name": 0,
          "bits": [ 2331, 2330 ],
          "attributes": {
            "hdlname": "cpu_I _zz_3_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:677.20-677.26"
          }
        },
        "cpu_I._zz_400_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_400_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:627.23-627.31"
          }
        },
        "cpu_I._zz_401_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_401_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:628.23-628.31"
          }
        },
        "cpu_I._zz_402_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", 1543, "0", 1363, "0", "0", "0", "0", "0", 1362, 1537, "0", "0", "0", "0", "0", "0", "0", "0", 1551, "0", "0", "0", "0", "0", 1540, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_402_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:629.23-629.31"
          }
        },
        "cpu_I._zz_403_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_403_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:630.23-630.31"
          }
        },
        "cpu_I._zz_405_": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
            "hdlname": "cpu_I _zz_405_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:632.23-632.31"
          }
        },
        "cpu_I._zz_406_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_406_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:633.23-633.31"
          }
        },
        "cpu_I._zz_407_": {
          "hide_name": 0,
          "bits": [ 3288 ],
          "attributes": {
            "hdlname": "cpu_I _zz_407_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:634.23-634.31"
          }
        },
        "cpu_I._zz_408_": {
          "hide_name": 0,
          "bits": [ 3289 ],
          "attributes": {
            "hdlname": "cpu_I _zz_408_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:635.23-635.31"
          }
        },
        "cpu_I._zz_409_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276 ],
          "attributes": {
            "hdlname": "cpu_I _zz_409_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:636.23-636.31"
          }
        },
        "cpu_I._zz_40_": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 2268, 2267, 2266, 2265, 2264, 7098, 7099, 7100, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 7101, 7102, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I _zz_40_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:800.23-800.30",
            "unused_bits": "12 13 14 28 29"
          }
        },
        "cpu_I._zz_410_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_410_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:637.23-637.31"
          }
        },
        "cpu_I._zz_411_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1536, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_411_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:638.23-638.31"
          }
        },
        "cpu_I._zz_412_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_412_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:639.23-639.31"
          }
        },
        "cpu_I._zz_413_": {
          "hide_name": 0,
          "bits": [ 7103, 7104, 7105, 2328, 1363 ],
          "attributes": {
            "hdlname": "cpu_I _zz_413_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:640.23-640.31",
            "unused_bits": "0 1 2"
          }
        },
        "cpu_I._zz_414_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_414_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:641.23-641.31"
          }
        },
        "cpu_I._zz_415_": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
            "hdlname": "cpu_I _zz_415_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:642.23-642.31"
          }
        },
        "cpu_I._zz_415__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2334, 3290, 2335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_416_": {
          "hide_name": 0,
          "bits": [ 3294 ],
          "attributes": {
            "hdlname": "cpu_I _zz_416_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:643.23-643.31"
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1363, 3292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1537, 1362, 2334, 2335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1537, 3292, 2343, 3293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_416__SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1528, 1548, 1536, 3295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_417_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591 ],
          "attributes": {
            "hdlname": "cpu_I _zz_417_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:644.23-644.31"
          }
        },
        "cpu_I._zz_418_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_418_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:645.23-645.31"
          }
        },
        "cpu_I._zz_419_": {
          "hide_name": 0,
          "bits": [ 7105 ],
          "attributes": {
            "hdlname": "cpu_I _zz_419_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:646.23-646.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_41_": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
            "hdlname": "cpu_I _zz_41_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:801.23-801.30"
          }
        },
        "cpu_I._zz_420_": {
          "hide_name": 0,
          "bits": [ 7104 ],
          "attributes": {
            "hdlname": "cpu_I _zz_420_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:647.23-647.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_421_": {
          "hide_name": 0,
          "bits": [ 7103 ],
          "attributes": {
            "hdlname": "cpu_I _zz_421_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:648.23-648.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_422_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", 1543, 2329, "0", "0", "0", "0", "0", "0", 1362, 1537, 1536, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_422_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:649.23-649.31"
          }
        },
        "cpu_I._zz_423_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_423_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:650.23-650.31"
          }
        },
        "cpu_I._zz_424_": {
          "hide_name": 0,
          "bits": [ "0", "0", 2328, "0", "0", 2329, 1363, "0", "0", "0", "0", "0", 1362, 1537, 1536, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1548, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_424_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:651.23-651.31"
          }
        },
        "cpu_I._zz_425_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_425_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:652.23-652.31"
          }
        },
        "cpu_I._zz_429_": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
            "hdlname": "cpu_I _zz_429_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:656.23-656.31"
          }
        },
        "cpu_I._zz_430_": {
          "hide_name": 0,
          "bits": [ 7106, 2328 ],
          "attributes": {
            "hdlname": "cpu_I _zz_430_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:657.23-657.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_431_": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_431_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:658.23-658.31"
          }
        },
        "cpu_I._zz_432_": {
          "hide_name": 0,
          "bits": [ 7107, 2328 ],
          "attributes": {
            "hdlname": "cpu_I _zz_432_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:659.23-659.31",
            "unused_bits": "0 "
          }
        },
        "cpu_I._zz_433_": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_433_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:660.23-660.31"
          }
        },
        "cpu_I._zz_434_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_434_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:661.23-661.31"
          }
        },
        "cpu_I._zz_435_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_435_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:662.23-662.31"
          }
        },
        "cpu_I._zz_436_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_436_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:663.23-663.31"
          }
        },
        "cpu_I._zz_437_": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_437_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:664.23-664.31"
          }
        },
        "cpu_I._zz_438_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", 1543, 2329, 1363, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_438_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:665.23-665.31"
          }
        },
        "cpu_I._zz_439_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_439_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:666.23-666.31"
          }
        },
        "cpu_I._zz_43_": {
          "hide_name": 0,
          "bits": [ 1822, 1823 ],
          "attributes": {
            "hdlname": "cpu_I _zz_43_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:805.20-805.27"
          }
        },
        "cpu_I._zz_440_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 2329, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_440_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:667.23-667.31"
          }
        },
        "cpu_I._zz_441_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_441_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:668.23-668.31"
          }
        },
        "cpu_I._zz_442_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_442_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:669.23-669.31"
          }
        },
        "cpu_I._zz_443_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "hdlname": "cpu_I _zz_443_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:670.23-670.31"
          }
        },
        "cpu_I._zz_444_": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "hdlname": "cpu_I _zz_444_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:671.23-671.31"
          }
        },
        "cpu_I._zz_44_": {
          "hide_name": 0,
          "bits": [ 2857, 2856 ],
          "attributes": {
            "hdlname": "cpu_I _zz_44_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:806.20-806.27"
          }
        },
        "cpu_I._zz_45_": {
          "hide_name": 0,
          "bits": [ 3287, 3286 ],
          "attributes": {
            "hdlname": "cpu_I _zz_45_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:807.20-807.27"
          }
        },
        "cpu_I._zz_46_": {
          "hide_name": 0,
          "bits": [ 3288, 1362 ],
          "attributes": {
            "hdlname": "cpu_I _zz_46_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:808.20-808.27"
          }
        },
        "cpu_I._zz_47_": {
          "hide_name": 0,
          "bits": [ 3276, 3289 ],
          "attributes": {
            "hdlname": "cpu_I _zz_47_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:809.20-809.27"
          }
        },
        "cpu_I._zz_48_": {
          "hide_name": 0,
          "bits": [ 3294, 3291 ],
          "attributes": {
            "hdlname": "cpu_I _zz_48_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:810.20-810.27"
          }
        },
        "cpu_I._zz_49_": {
          "hide_name": 0,
          "bits": [ 2331, 2330 ],
          "attributes": {
            "hdlname": "cpu_I _zz_49_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:811.20-811.27"
          }
        },
        "cpu_I._zz_4_": {
          "hide_name": 0,
          "bits": [ 2857, 2856 ],
          "attributes": {
            "hdlname": "cpu_I _zz_4_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:683.20-683.26"
          }
        },
        "cpu_I._zz_50_": {
          "hide_name": 0,
          "bits": [ 2294, 2293, 2291, 2290, 2289, 2288, 2287, 2286, 2285, 2284, 2283, 2282, 2280, 2279, 2278, 2277, 2276, 2275, 2274, 2273, 2272, 2271, 2300, 2299, 2298, 2297, 2296, 2295, 2292, 2281, 2270, 2269 ],
          "attributes": {
            "hdlname": "cpu_I _zz_50_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:813.23-813.30"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 3301, 3302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3307, 3296, 3308, 3309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3312 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3303, 3304, 3305, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3315, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 3317, 3318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3321, 3296, 3308, 3322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_11_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3324 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 3325, 3326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3329, 3296, 3308, 3330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3332 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3327, 3304, 3328, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3333, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 3334, 3335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3338, 3296, 3308, 3339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3341 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3336, 3304, 3337, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3342, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 3343, 3344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3347, 3296, 3308, 3348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3350 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3345, 3304, 3346, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3351, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 3352, 3353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3356, 3296, 3308, 3357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3359 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3354, 3304, 3355, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3360, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 3361, 3362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3365, 3296, 3308, 3366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3368 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3363, 3304, 3364, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3369, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3370, 3371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3374, 3308, 3375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3378 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3372, 3316, 3373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3382, 3308, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3387, 3388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3391, 3392, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3379 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3389, 3316, 3390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3396, 3308, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3399, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3319, 3304, 3320, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3405, 3406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3408, 3409, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3393 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_19_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3407, 3316, 3404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3299, 3300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3415, 3296, 3308, 3416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3419 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3401, 3304, 3402, 3403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3413, 3304, 3414, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3426, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3429, 3430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3433, 3434, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3437 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3431, 3316, 3432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3441, 3442, 3443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3444, 3385, 3386, 3445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3447, 3448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3452, 3453, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3438 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_21_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3449, 3450, 3451, 3316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3460, 3461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3465, 3466, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3454 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_22_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3462, 3463, 3464, 3316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3473, 3474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3477, 3478, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3467 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3475, 3316, 3476 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3482, 3442, 3483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3319, 3385, 3386, 3484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3487, 3488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3491, 3492, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3479 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3489, 3316, 3296, 3490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3495, 3442, 3496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3384, 3385, 3386, 3497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3499, 3500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3503, 3308, 3504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3420 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_25_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3501, 3316, 3502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3508, 3509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3512, 3308, 3513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3505 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3510, 3316, 3511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3517, 3308, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3519, 3520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3523, 3308, 3524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3514 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3521, 3316, 3522 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3528, 3308, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3529, 3530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3533, 3308, 3534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3525 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3531, 3316, 3532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3538, 3308, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3539, 3540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3543, 3308, 3544 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3535 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3541, 3316, 3542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3548, 3308, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 3427, 3428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3550, 3296, 3308, 3551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3554 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3498, 3304, 3549, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3555, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3558, 3559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3562, 3308, 3563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3545 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3560, 3316, 3561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3564, 3308, 3383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 3565, 3566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3569, 3570, 3296, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3567, 3316, 3296, 3568 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3571, 3442, 3572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3398, 3385, 3386, 3573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 3556, 3557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3575, 3296, 3308, 3576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3579 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3485, 3304, 3574, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3580, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 3581, 3582 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3584, 3296, 3308, 3585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3587 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3471, 3304, 3583, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3588, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 3589, 3590 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3592, 3296, 3308, 3593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3595 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3458, 3304, 3591, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3596, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 3597, 3598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3600, 3296, 3308, 3601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3603 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3446, 3304, 3599, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3604, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 3605, 3606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3609, 3296, 3308, 3610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3612 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3607, 3304, 3608, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3613, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 3614, 3615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3618, 3296, 3308, 3619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3621 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3616, 3304, 3617, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3622, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 3623, 3624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3626, 3296, 3308, 3627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3313 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3397, 3304, 3625, 3306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3628, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3296, 3297, 3298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3631, 3632, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3410 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4097.40-4097.77|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3629, 3316, 3630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3635, 3442, 3636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3401, 3316, 3308, 3404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3616, 3385, 3386, 3637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3633, 3442, 3634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_50__SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3518, 3385, 3386, 3638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_51_": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "cpu_I _zz_51_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:845.23-845.30"
          }
        },
        "cpu_I._zz_51__0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_51__0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:846.23-846.32"
          }
        },
        "cpu_I._zz_52_": {
          "hide_name": 0,
          "bits": [ 1822, 1823 ],
          "attributes": {
            "hdlname": "cpu_I _zz_52_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:848.20-848.27"
          }
        },
        "cpu_I._zz_55_": {
          "hide_name": 0,
          "bits": [ 7108, "0", 7109, 7110 ],
          "attributes": {
            "hdlname": "cpu_I _zz_55_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:964.23-964.30",
            "unused_bits": "0 2 3"
          }
        },
        "cpu_I._zz_56_": {
          "hide_name": 0,
          "bits": [ "x", "0", 7111, 7112 ],
          "attributes": {
            "hdlname": "cpu_I _zz_56_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:965.23-965.30",
            "unused_bits": "2 3"
          }
        },
        "cpu_I._zz_5_": {
          "hide_name": 0,
          "bits": [ 2857, 2856 ],
          "attributes": {
            "hdlname": "cpu_I _zz_5_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:684.20-684.26"
          }
        },
        "cpu_I._zz_61_": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I _zz_61_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1006.23-1006.30"
          }
        },
        "cpu_I._zz_63_": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "hdlname": "cpu_I _zz_63_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1009.23-1009.30"
          }
        },
        "cpu_I._zz_68_": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I _zz_68_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1014.23-1014.30"
          }
        },
        "cpu_I._zz_69_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_69_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1027.23-1027.30"
          }
        },
        "cpu_I._zz_6_": {
          "hide_name": 0,
          "bits": [ 2857, 2856 ],
          "attributes": {
            "hdlname": "cpu_I _zz_6_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:685.20-685.26"
          }
        },
        "cpu_I._zz_70_": {
          "hide_name": 0,
          "bits": [ 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_70_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1028.23-1028.30"
          }
        },
        "cpu_I._zz_71_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_71_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1029.23-1029.30"
          }
        },
        "cpu_I._zz_72_": {
          "hide_name": 0,
          "bits": [ 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_72_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1030.23-1030.30"
          }
        },
        "cpu_I._zz_73_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_73_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1031.23-1031.30"
          }
        },
        "cpu_I._zz_74_": {
          "hide_name": 0,
          "bits": [ 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_74_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1032.23-1032.30"
          }
        },
        "cpu_I._zz_75_": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
            "hdlname": "cpu_I _zz_75_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1033.23-1033.30"
          }
        },
        "cpu_I._zz_75__SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1552, 1542, 1994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_76_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_76_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1034.23-1034.30"
          }
        },
        "cpu_I._zz_77_": {
          "hide_name": 0,
          "bits": [ 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_77_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1035.23-1035.30"
          }
        },
        "cpu_I._zz_78_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_78_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1036.23-1036.30"
          }
        },
        "cpu_I._zz_79_": {
          "hide_name": 0,
          "bits": [ 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821 ],
          "attributes": {
            "hdlname": "cpu_I _zz_79_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1037.23-1037.30"
          }
        },
        "cpu_I._zz_7_": {
          "hide_name": 0,
          "bits": [ 4907, 4906 ],
          "attributes": {
            "hdlname": "cpu_I _zz_7_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:689.20-689.26"
          }
        },
        "cpu_I._zz_81_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I _zz_81_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1062.23-1062.30"
          }
        },
        "cpu_I._zz_82_": {
          "hide_name": 0,
          "bits": [ 3639, 2535, 3646, 3650, 3653, 3022, 3036, 3047, 3640, 3642, 3671, 3679, 3680, 3681, 3682, 3683, 3678, 3677, 3675, 3673, 3670, 3669, 3667, 3665, 3686, 3688, 3645, 3649, 3652, 3656, 3660, 3663 ],
          "attributes": {
            "hdlname": "cpu_I _zz_82_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1064.23-1064.30"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 3643, 964, 3644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 3647, 964, 3648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 2996, 964, 3651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 3654, 964, 3655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 3658, 964, 3659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 3661, 964, 3662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 3684, 964, 3685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_82__SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 3016, 964, 3687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I._zz_88_": {
          "hide_name": 0,
          "bits": [ 2331, 2330, 2591, 3294, 3291, 2339, 3276, 3289, 3288, 1362, 7113, 3287, 3286, 2337, 7114, 2333, 2327, 2341, 7115, 7116, 2340, 3966, 2588, 2857, 2856, 2590, 1822, 1823, "x", 2329, 2327 ],
          "attributes": {
            "hdlname": "cpu_I _zz_88_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1073.23-1073.30",
            "unused_bits": "10 14 18 19"
          }
        },
        "cpu_I._zz_89_": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
            "hdlname": "cpu_I _zz_89_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1074.23-1074.30"
          }
        },
        "cpu_I._zz_8_": {
          "hide_name": 0,
          "bits": [ 4907, 4906 ],
          "attributes": {
            "hdlname": "cpu_I _zz_8_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:690.20-690.26"
          }
        },
        "cpu_I._zz_90_": {
          "hide_name": 0,
          "bits": [ 3276 ],
          "attributes": {
            "hdlname": "cpu_I _zz_90_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1075.23-1075.30"
          }
        },
        "cpu_I._zz_91_": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "hdlname": "cpu_I _zz_91_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1076.23-1076.30"
          }
        },
        "cpu_I._zz_94_": {
          "hide_name": 0,
          "bits": [ 2331, 2330 ],
          "attributes": {
            "hdlname": "cpu_I _zz_94_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1079.20-1079.27"
          }
        },
        "cpu_I._zz_95_": {
          "hide_name": 0,
          "bits": [ 3294, 3291 ],
          "attributes": {
            "hdlname": "cpu_I _zz_95_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1080.20-1080.27"
          }
        },
        "cpu_I._zz_96_": {
          "hide_name": 0,
          "bits": [ 3276, 3289 ],
          "attributes": {
            "hdlname": "cpu_I _zz_96_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1081.20-1081.27"
          }
        },
        "cpu_I._zz_97_": {
          "hide_name": 0,
          "bits": [ 3288, 1362 ],
          "attributes": {
            "hdlname": "cpu_I _zz_97_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1082.20-1082.27"
          }
        },
        "cpu_I._zz_98_": {
          "hide_name": 0,
          "bits": [ 3287, 3286 ],
          "attributes": {
            "hdlname": "cpu_I _zz_98_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1083.20-1083.27"
          }
        },
        "cpu_I._zz_99_": {
          "hide_name": 0,
          "bits": [ 2857, 2856 ],
          "attributes": {
            "hdlname": "cpu_I _zz_99_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1084.20-1084.27"
          }
        },
        "cpu_I._zz_9_": {
          "hide_name": 0,
          "bits": [ 1240, 1239 ],
          "attributes": {
            "hdlname": "cpu_I _zz_9_",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:691.20-691.26"
          }
        },
        "cpu_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "cpu_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:364.23-364.26"
          }
        },
        "cpu_I.dBusWishbone_ADR": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718, 720, 722, 724, 726, 728, 730, 687, 689, 894, 893, "x", "x", 736, 735 ],
          "attributes": {
            "hdlname": "cpu_I dBusWishbone_ADR",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:357.23-357.39"
          }
        },
        "cpu_I.dBusWishbone_BTE": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I dBusWishbone_BTE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:362.23-362.39"
          }
        },
        "cpu_I.dBusWishbone_CTI": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I dBusWishbone_CTI",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:363.23-363.39"
          }
        },
        "cpu_I.dBusWishbone_DAT_MISO": {
          "hide_name": 0,
          "bits": [ 822, 786, 840, 831, 828, 825, 816, 783, 750, 747, 819, 813, 810, 807, 804, 801, 798, 795, 792, 789, 780, 777, 774, 771, 768, 765, 762, 759, 756, 753, 837, 834 ],
          "attributes": {
            "hdlname": "cpu_I dBusWishbone_DAT_MISO",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:358.23-358.44"
          }
        },
        "cpu_I.dBusWishbone_DAT_MOSI": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cpu_I dBusWishbone_DAT_MOSI",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:359.23-359.44"
          }
        },
        "cpu_I.dBusWishbone_ERR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I dBusWishbone_ERR",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:361.23-361.39"
          }
        },
        "cpu_I.dBusWishbone_WE": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "cpu_I dBusWishbone_WE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:356.23-356.38"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_payload_address": {
          "hide_name": 0,
          "bits": [ 3698, 3697, 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718, 720, 722, 724, 726, 728, 730, 687, 689, 894, 893, "x", "x", 736, 735 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1331.23-1331.56"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_payload_data": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1332.23-1332.53"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_payload_size": {
          "hide_name": 0,
          "bits": [ 3705, 3704 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_payload_size",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1333.23-1333.53"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_payload_wr": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_payload_wr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1330.23-1330.51"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_address": {
          "hide_name": 0,
          "bits": [ 3698, 3697, 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718, 720, 722, 724, 726, 728, 730, 687, 689, 894, 893, "x", "x", 736, 735 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_regs_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1337.23-1337.61"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_data": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_regs_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1338.23-1338.58"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_size": {
          "hide_name": 0,
          "bits": [ 3705, 3704 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_regs_payload_size",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1339.23-1339.58"
          }
        },
        "cpu_I.dBus_cmd_halfPipe_regs_payload_wr": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_halfPipe_regs_payload_wr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1336.23-1336.56"
          }
        },
        "cpu_I.dBus_cmd_payload_address": {
          "hide_name": 0,
          "bits": [ 2775, 3078, 2761, 2973, 3000, 3007, 3029, 3040, 3054, 3696, 3071, 2865, 2877, 3694, 2892, 3693, 2908, 3692, 3691, 3690, 2929, 3703, 3702, 2949, 3701, 3700, 3699, 3695, 6997, 6998, 3689, 1244 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1056.23-1056.47",
            "unused_bits": "28 29"
          }
        },
        "cpu_I.dBus_cmd_payload_data": {
          "hide_name": 0,
          "bits": [ 3639, 2535, 3646, 3650, 3653, 3022, 3036, 3047, 3640, 3642, 3671, 3679, 3680, 3681, 3682, 3683, 3678, 3677, 3675, 3673, 3670, 3669, 3667, 3665, 3686, 3688, 3645, 3649, 3652, 3656, 3660, 3663 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1057.23-1057.44"
          }
        },
        "cpu_I.dBus_cmd_payload_size": {
          "hide_name": 0,
          "bits": [ 966, 964 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_payload_size",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1058.23-1058.44"
          }
        },
        "cpu_I.dBus_cmd_payload_wr": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "hdlname": "cpu_I dBus_cmd_payload_wr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1055.23-1055.42"
          }
        },
        "cpu_I.dBus_rsp_data": {
          "hide_name": 0,
          "bits": [ 822, 786, 840, 831, 828, 825, 816, 783, 750, 747, 819, 813, 810, 807, 804, 801, 798, 795, 792, 789, 780, 777, 774, 771, 768, 765, 762, 759, 756, 753, 837, 834 ],
          "attributes": {
            "hdlname": "cpu_I dBus_rsp_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1061.23-1061.36"
          }
        },
        "cpu_I.dBus_rsp_error": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I dBus_rsp_error",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1060.23-1060.37"
          }
        },
        "cpu_I.decode_ALU_BITWISE_CTRL": {
          "hide_name": 0,
          "bits": [ 3288, 1362 ],
          "attributes": {
            "hdlname": "cpu_I decode_ALU_BITWISE_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:711.20-711.43"
          }
        },
        "cpu_I.decode_ALU_CTRL": {
          "hide_name": 0,
          "bits": [ 3276, 3289 ],
          "attributes": {
            "hdlname": "cpu_I decode_ALU_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:703.20-703.35"
          }
        },
        "cpu_I.decode_BRANCH_CTRL": {
          "hide_name": 0,
          "bits": [ 1822, 1823 ],
          "attributes": {
            "hdlname": "cpu_I decode_BRANCH_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:847.20-847.38"
          }
        },
        "cpu_I.decode_BYPASSABLE_EXECUTE_STAGE": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "hdlname": "cpu_I decode_BYPASSABLE_EXECUTE_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:688.23-688.54"
          }
        },
        "cpu_I.decode_BYPASSABLE_MEMORY_STAGE": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
            "hdlname": "cpu_I decode_BYPASSABLE_MEMORY_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:702.23-702.53"
          }
        },
        "cpu_I.decode_CSR_WRITE_OPCODE": {
          "hide_name": 0,
          "bits": [ 3707 ],
          "attributes": {
            "hdlname": "cpu_I decode_CSR_WRITE_OPCODE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:708.23-708.46"
          }
        },
        "cpu_I.decode_CSR_WRITE_OPCODE_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1535, 1537, 3706 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_ENV_CTRL": {
          "hide_name": 0,
          "bits": [ 3287, 3286 ],
          "attributes": {
            "hdlname": "cpu_I decode_ENV_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:693.20-693.35"
          }
        },
        "cpu_I.decode_INSTRUCTION": {
          "hide_name": 0,
          "bits": [ 1545, 1544, 2328, 1364, 1543, 2329, 1363, 2853, 1542, 1541, 1539, 1538, 1362, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1552, 1551, 1550, 1549, 1548, 1547, 1546, 1540, 1529, 1528, 1821 ],
          "attributes": {
            "hdlname": "cpu_I decode_INSTRUCTION",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:849.23-849.41"
          }
        },
        "cpu_I.decode_INSTRUCTION_ANTICIPATED": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 7117, 7118, 7119, 7120, 7121, 7122, 7123, 7124, 7125, 7126, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I decode_INSTRUCTION_ANTICIPATED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:803.23-803.53",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24"
          }
        },
        "cpu_I.decode_IS_CSR": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
            "hdlname": "cpu_I decode_IS_CSR",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:698.23-698.36"
          }
        },
        "cpu_I.decode_IS_DIV": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "hdlname": "cpu_I decode_IS_DIV",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:710.23-710.36"
          }
        },
        "cpu_I.decode_IS_MUL": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "hdlname": "cpu_I decode_IS_MUL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:733.23-733.36"
          }
        },
        "cpu_I.decode_IS_RS1_SIGNED": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "hdlname": "cpu_I decode_IS_RS1_SIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:679.23-679.43"
          }
        },
        "cpu_I.decode_IS_RS2_SIGNED": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "hdlname": "cpu_I decode_IS_RS2_SIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:678.23-678.43"
          }
        },
        "cpu_I.decode_MEMORY_ENABLE": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
            "hdlname": "cpu_I decode_MEMORY_ENABLE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:843.23-843.43"
          }
        },
        "cpu_I.decode_MEMORY_STORE": {
          "hide_name": 0,
          "bits": [ 2329 ],
          "attributes": {
            "hdlname": "cpu_I decode_MEMORY_STORE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:734.23-734.42"
          }
        },
        "cpu_I.decode_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 1461, 1457, 1446, 1422, 1414, 1404, 1394, 1377, 1432, 1509, 1505, 1503, 1501, 1499, 1497, 1495, 1493, 1491, 1489, 1487, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1507, 1485, 1483 ],
          "attributes": {
            "hdlname": "cpu_I decode_PC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:852.23-852.32"
          }
        },
        "cpu_I.decode_PREDICTION_HAD_BRANCHED2": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "hdlname": "cpu_I decode_PREDICTION_HAD_BRANCHED2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:735.23-735.54"
          }
        },
        "cpu_I.decode_RS1": {
          "hide_name": 0,
          "bits": [ 3710, 3761, 3714, 3827, 3822, 3817, 3812, 3799, 3754, 3712, 3806, 3801, 3795, 3790, 3785, 3782, 3777, 3774, 3771, 3766, 3756, 3748, 3743, 3738, 3735, 3732, 3729, 3726, 3723, 3720, 3837, 3832 ],
          "attributes": {
            "hdlname": "cpu_I decode_RS1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:775.23-775.33"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2861, 3713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3196, 3716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3717, 2291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2063, 3718, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3719, 2980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_11_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3203, 3721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3722, 2984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_12_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3208, 3724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3725, 2966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_13_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3167, 3727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3728, 2963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_14_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3153, 3730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3731, 2960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_15_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3146, 3733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3734, 2957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_16_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3139, 3736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3737, 2945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3215, 3739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3740, 2299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2154, 3741, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3742, 2942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3132, 3744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3745, 2300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2146, 3746, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3747, 2939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_19_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3222, 3749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3708, 3064, 3711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3251, 3750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 3751, 2284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2068, 3752, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3755, 2925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3125, 3757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3758, 2272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2142, 3759, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2860, 3760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3234, 3762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3763, 2293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2067, 3764, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2922, 3765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3118, 3767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3768, 2273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2152, 3769, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2919, 3770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_23_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3111, 3772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2916, 3773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_24_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3104, 3775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2904, 3776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3099, 3778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3779, 2276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2140, 3780, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2901, 3781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_26_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3088, 3783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2888, 3784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3271, 3786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 3787, 2278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2066, 3788, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2885, 3789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3266, 3791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 3792, 2279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2070, 3793, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2875, 3794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_29_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3261, 3796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3708, 3050, 3753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3184, 3797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2863, 3800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3256, 3802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 3803, 2282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2072, 3804, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 3708, 3067, 3805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_31_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3239, 3807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 3708, 3038, 3798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3246, 3808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3809, 2286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2073, 3810, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 3708, 3025, 3811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3231, 3813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3814, 2287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2065, 3815, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 3708, 3003, 3816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3164, 3818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3819, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2069, 3820, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2976, 3821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3085, 3823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2289, 2323, 3824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2061, 3825, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 3708, 2936, 3826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3082, 3828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2290, 2323, 3829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2071, 3830, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3831, 2971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3172, 3833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3715, 2323, 3834, 2269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2155, 3835, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 3708, 3836, 2969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3715, 3189, 3838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2323, 3839, 2270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2147, 3840, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2": {
          "hide_name": 0,
          "bits": [ 3843, 3895, 3847, 3953, 3950, 3947, 3944, 3933, 3890, 3845, 3938, 3935, 3925, 3922, 3919, 3914, 3911, 3906, 3901, 3898, 3892, 3884, 3881, 3878, 3873, 3868, 3866, 3861, 3856, 3851, 3959, 3956 ],
          "attributes": {
            "hdlname": "cpu_I decode_RS2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:774.23-774.33"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2861, 3846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_10_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3196, 3849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3850, 2980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3203, 3852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 3853, 2281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2151, 3854, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3855, 2984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3208, 3857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 3858, 2292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2143, 3859, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3860, 2966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3167, 3841, 3862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2112, 3863, 2295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2153, 3864, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3867, 2960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3146, 3841, 3869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2112, 3870, 2297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2149, 3871, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3872, 2957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3139, 3841, 3874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2112, 3875, 2298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2141, 3876, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3877, 2945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_17_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3215, 3879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3880, 2942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_18_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3132, 3841, 3882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3883, 2939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3222, 3885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 3886, 2271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2150, 3887, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3841, 3064, 3844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3251, 3888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3891, 2925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_20_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3125, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2860, 3894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_21_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3234, 3896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2922, 3897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_22_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3118, 3899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2919, 3900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3111, 3841, 3902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2112, 3903, 2274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2144, 3904, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2916, 3905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3104, 3841, 3907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2112, 3908, 2275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2148, 3909, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2904, 3910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_25_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3099, 3841, 3912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2901, 3913 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3088, 3915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 3916, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2074, 3917, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2888, 3918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_27_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3271, 3920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2885, 3921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_28_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3266, 3923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2875, 3924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3261, 3926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2112, 3927, 2280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2062, 3928, 2112, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3841, 3050, 3889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3184, 3929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 3930, 2285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2060, 3931, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2863, 3934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_30_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3256, 3936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 3841, 3067, 3937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3239, 3939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3848, 2112, 3940, 2283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2064, 3941, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 3841, 3038, 3932 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_3_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3246, 3942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 3841, 3025, 3943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_4_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3231, 3945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 3841, 3003, 3946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_5_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3164, 3948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2976, 3949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_6_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3085, 3951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 3841, 2936, 3952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_7_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3082, 3954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3955, 2971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_8_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3172, 3841, 3957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3958, 2969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_9_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3189, 3960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3841, 3842, 2970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3848, 3179, 3961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2112, 2294, 3962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RS2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2059, 3963, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_RegFilePlugin_regFileReadAddress1": {
          "hide_name": 0,
          "bits": [ 7117, 7118, 7119, 7120, 7121, 7127 ],
          "attributes": {
            "hdlname": "cpu_I decode_RegFilePlugin_regFileReadAddress1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1089.23-1089.63",
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "cpu_I.decode_RegFilePlugin_regFileReadAddress2": {
          "hide_name": 0,
          "bits": [ 7122, 7123, 7124, 7125, 7126, 7128 ],
          "attributes": {
            "hdlname": "cpu_I decode_RegFilePlugin_regFileReadAddress2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1090.23-1090.63",
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "cpu_I.decode_SHIFT_CTRL": {
          "hide_name": 0,
          "bits": [ 3294, 3291 ],
          "attributes": {
            "hdlname": "cpu_I decode_SHIFT_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:717.20-717.37"
          }
        },
        "cpu_I.decode_SRC1_CTRL": {
          "hide_name": 0,
          "bits": [ 2857, 2856 ],
          "attributes": {
            "hdlname": "cpu_I decode_SRC1_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:682.20-682.36"
          }
        },
        "cpu_I.decode_SRC2_CTRL": {
          "hide_name": 0,
          "bits": [ 2331, 2330 ],
          "attributes": {
            "hdlname": "cpu_I decode_SRC2_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:674.20-674.36"
          }
        },
        "cpu_I.decode_SRC2_FORCE_ZERO": {
          "hide_name": 0,
          "bits": [ 3964 ],
          "attributes": {
            "hdlname": "cpu_I decode_SRC2_FORCE_ZERO",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:729.23-729.45"
          }
        },
        "cpu_I.decode_SRC_LESS_UNSIGNED": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
            "hdlname": "cpu_I decode_SRC_LESS_UNSIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:707.23-707.47"
          }
        },
        "cpu_I.decode_SRC_USE_SUB_LESS": {
          "hide_name": 0,
          "bits": [ 3966 ],
          "attributes": {
            "hdlname": "cpu_I decode_SRC_USE_SUB_LESS",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:790.23-790.46"
          }
        },
        "cpu_I.decode_SRC_USE_SUB_LESS_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1363, 2328, 3965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_arbitration_flushIt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I decode_arbitration_flushIt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:858.23-858.49"
          }
        },
        "cpu_I.decode_arbitration_haltItself": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I decode_arbitration_haltItself",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:855.23-855.52"
          }
        },
        "cpu_I.decode_to_execute_ALU_BITWISE_CTRL": {
          "hide_name": 0,
          "bits": [ 1250, 966 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_ALU_BITWISE_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1275.20-1275.54"
          }
        },
        "cpu_I.decode_to_execute_ALU_CTRL": {
          "hide_name": 0,
          "bits": [ 1247, 1246 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_ALU_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1287.20-1287.46"
          }
        },
        "cpu_I.decode_to_execute_BRANCH_CTRL": {
          "hide_name": 0,
          "bits": [ 3968, 3967 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_BRANCH_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1265.20-1265.49"
          }
        },
        "cpu_I.decode_to_execute_BRANCH_CTRL_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4250, 2771, 3969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE": {
          "hide_name": 0,
          "bits": [ 3280 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_BYPASSABLE_EXECUTE_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1297.23-1297.65"
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 3841, 3865, 2963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3708, 3709, 2970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_BYPASSABLE_MEMORY_STAGE": {
          "hide_name": 0,
          "bits": [ 3974 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_BYPASSABLE_MEMORY_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1288.23-1288.64"
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE": {
          "hide_name": 0,
          "bits": [ 3975 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_CSR_WRITE_OPCODE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1285.23-1285.57"
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1042, 1153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I0_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2768, 1213, 2834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4303.3-4561.6|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/usr/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "cpu_I.decode_to_execute_ENV_CTRL": {
          "hide_name": 0,
          "bits": [ 1240, 1239 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_ENV_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1294.20-1294.46"
          }
        },
        "cpu_I.decode_to_execute_INSTRUCTION": {
          "hide_name": 0,
          "bits": [ 994, 992, 988, 986, 984, 982, 980, 978, 976, 974, 972, 970, 966, 964, 962, 960, 958, 956, 954, 952, 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_INSTRUCTION",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1266.23-1266.52"
          }
        },
        "cpu_I.decode_to_execute_IS_CSR": {
          "hide_name": 0,
          "bits": [ 3977 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_IS_CSR",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1292.23-1292.47"
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 3977, 1241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2326, 3090, 2858, 3982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3979 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3980, 3981, 1241, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_CSR_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 3983 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_IS_DIV": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_IS_DIV",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1276.23-1276.47"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 2770, 3987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2680, 1018, 3986, 3988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 3991, 3990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4105, 3996, 4130, 4124, 4119, 4114, 4109, 4103, 4051, 3998, 4097, 4093, 4088, 4083, 4078, 4073, 4068, 4063, 4058, 4053, 4042, 4037, 4032, 4027, 4023, 4018, 4013, 4008, 4004, 4000, 4128, 3989 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 2663, 1018, 3999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 3993, 3992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3992 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 2651, 1018, 4003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4002, 4001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4001 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 2646, 1018, 4007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4006, 4005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4005 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 2641, 1018, 4012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4011, 4010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4010 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 2636, 1018, 4017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4016, 4015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4015 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 2631, 1018, 4022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4021, 4020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4020 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 2626, 1018, 4026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4025, 4024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4024 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 2621, 1018, 4031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4030, 4029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4029 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 2616, 1018, 4036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4035, 4034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4034 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 2611, 1018, 4041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4040, 4039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4039 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2718, 3997, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4045, 4046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4046 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 2603, 1018, 4052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4044, 4043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4043 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 2750, 1018, 4057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4056, 4055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4055 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 2747, 1018, 4062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4061, 4060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4060 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 2742, 1018, 4067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4066, 4065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4065 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 2737, 1018, 4072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4071, 4070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4070 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 2732, 1018, 4077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4076, 4075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4075 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 2727, 1018, 4082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4081, 4080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4080 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 2722, 4087, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4086, 4085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4085 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 2712, 4092, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4091, 4090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4090 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 2653, 4096, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4095, 4094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4094 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2710, 4050, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4049, 4048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4048 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 2705, 4102, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4101, 4100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4100 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 2700, 4108, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4107, 4106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4106 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 2695, 4113, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4112, 4111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4111 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 2690, 4118, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4117, 4116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4116 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 2685, 4123, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4122, 4121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4121 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 2675, 1018, 4127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 2668, 4129, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4126, 4125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4125 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4131 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 4133 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 4132, 4131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4655.32-4655.79|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_DIV_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2720, 3994, 3995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_MUL": {
          "hide_name": 0,
          "bits": [ 4136 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_IS_MUL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1251.23-1251.47"
          }
        },
        "cpu_I.decode_to_execute_IS_RS1_SIGNED": {
          "hide_name": 0,
          "bits": [ 3985 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_IS_RS1_SIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1305.23-1305.54"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED": {
          "hide_name": 0,
          "bits": [ 3985 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_IS_RS2_SIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1306.23-1306.54"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 4137 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3639, 4185, 4193, 4196, 4199, 4202, 4205, 4208, 4211, 4143, 4146, 4182, 4214, 4217, 4220, 4223, 4226, 4229, 4230, 4149, 4155, 4158, 4161, 4164, 4167, 4170, 4173, 4176, 4179, 4189, 4190, 4138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4147, 4148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 4148 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4153, 4154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 4154 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4156, 4157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 4157 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4159, 4160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 4160 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4162, 4163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 4163 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4165, 4166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 4166 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4168, 4169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 4169 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4171, 4172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 4172 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4174, 4175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 4175 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4177, 4178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 4178 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4144, 4145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 4145 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4183, 4184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 4184 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_20_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 4186 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4187, 4188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 4188 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4140, 4139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 4139 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4191, 4192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 4192 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4194, 4195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 4195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4197, 4198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 4198 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4200, 4201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 4201 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4203, 4204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 4204 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4206, 4207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 4207 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4209, 4210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 4210 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4180, 4181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 4181 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4212, 4213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 4213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4215, 4216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 4216 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4218, 4219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 4219 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4221, 4222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 4222 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4224, 4225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 4225 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4227, 4228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 4228 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4152, 4151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 4151 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 4141, 4142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4142 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4656.32-4656.85|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 3639, 3985, 4231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4232, 4235, 4242, 4239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 4236, 4237, 4238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 4240, 4241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4233, 4234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_IS_RS2_SIGNED_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3674, 4150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE": {
          "hide_name": 0,
          "bits": [ 3980 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_MEMORY_ENABLE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1248.23-1248.54"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 944, 4243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1241, 1020, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1469, 4244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3978 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1018, 1023, 4245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4246 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 4908, 3090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFR_D_Q_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4247, 1020, 1478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4248 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 1008, 1022, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 914, 740, 937, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_MEMORY_STORE": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_MEMORY_STORE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1245.23-1245.53"
          }
        },
        "cpu_I.decode_to_execute_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 4261, 4260, 4259, 3014, 3034, 3045, 3059, 4258, 3074, 2867, 2880, 4256, 2896, 4255, 2911, 4254, 4253, 4252, 2932, 4251, 4266, 2952, 4265, 4264, 4263, 4262, 2994, 4257, 4250, 4249 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_PC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1282.23-1282.43"
          }
        },
        "cpu_I.decode_to_execute_PREDICTION_HAD_BRANCHED2": {
          "hide_name": 0,
          "bits": [ 4267 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_PREDICTION_HAD_BRANCHED2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1244.23-1244.65"
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID": {
          "hide_name": 0,
          "bits": [ 4268 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_REGFILE_WRITE_VALID",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1279.23-1279.60"
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2855 ],
          "attributes": {
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1534, 976, 4271, 4270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4275, 4276, 4269, 4274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_REGFILE_WRITE_VALID_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1549, 970, 4273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_RS1": {
          "hide_name": 0,
          "bits": [ 2842, 2770, 2759, 2848, 4120, 4115, 4110, 2846, 4099, 4047, 4098, 2852, 4089, 4084, 4079, 4074, 4069, 4064, 4059, 4054, 2851, 4038, 4033, 4028, 2845, 4019, 4014, 4009, 2849, 2756, 2771, 2843 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_RS1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1243.23-1243.44"
          }
        },
        "cpu_I.decode_to_execute_RS2": {
          "hide_name": 0,
          "bits": [ 3639, 2535, 3646, 3650, 3653, 3022, 3036, 3047, 3061, 3641, 3076, 2870, 2882, 3657, 2898, 3664, 2913, 3676, 3674, 3672, 2934, 3668, 3666, 2954, 3684, 3016, 3643, 3647, 2996, 3654, 3658, 3661 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_RS2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1301.23-1301.44"
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL": {
          "hide_name": 0,
          "bits": [ 4278, 4277 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_SHIFT_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1273.20-1273.48"
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2359, 2410, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2378, 2379, 2380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_SRC1_CTRL": {
          "hide_name": 0,
          "bits": [ 2758, 2757 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_SRC1_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1302.20-1302.47"
          }
        },
        "cpu_I.decode_to_execute_SRC2_CTRL": {
          "hide_name": 0,
          "bits": [ 2872, 2871 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_SRC2_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1307.20-1307.47"
          }
        },
        "cpu_I.decode_to_execute_SRC2_FORCE_ZERO": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_SRC2_FORCE_ZERO",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1255.23-1255.56"
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_SRC_LESS_UNSIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1286.23-1286.58"
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 4279, 1251, 1252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4249, 2868, 4280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 2778, 2779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decode_to_execute_SRC_USE_SUB_LESS": {
          "hide_name": 0,
          "bits": [ 2991 ],
          "attributes": {
            "hdlname": "cpu_I decode_to_execute_SRC_USE_SUB_LESS",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1264.23-1264.57"
          }
        },
        "cpu_I.execute_ALIGNEMENT_FAULT": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_ALIGNEMENT_FAULT",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:842.23-842.47"
          }
        },
        "cpu_I.execute_ALU_BITWISE_CTRL": {
          "hide_name": 0,
          "bits": [ 1250, 966 ],
          "attributes": {
            "hdlname": "cpu_I execute_ALU_BITWISE_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:798.20-798.44"
          }
        },
        "cpu_I.execute_ALU_CTRL": {
          "hide_name": 0,
          "bits": [ 1247, 1246 ],
          "attributes": {
            "hdlname": "cpu_I execute_ALU_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:794.20-794.36"
          }
        },
        "cpu_I.execute_BRANCH_CALC": {
          "hide_name": 0,
          "bits": [ "0", 7129, 4370, 4380, 4384, 4388, 4392, 4396, 4397, 4312, 4358, 4401, 4407, 4412, 4417, 4422, 4427, 4429, 4316, 4324, 4328, 4331, 4334, 4337, 4340, 4343, 4346, 4349, 4361, 4364, 4366, 4308 ],
          "attributes": {
            "hdlname": "cpu_I execute_BRANCH_CALC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:697.23-697.42",
            "unused_bits": "1 "
          }
        },
        "cpu_I.execute_BRANCH_CTRL": {
          "hide_name": 0,
          "bits": [ 3968, 3967 ],
          "attributes": {
            "hdlname": "cpu_I execute_BRANCH_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:763.20-763.39"
          }
        },
        "cpu_I.execute_BRANCH_DO": {
          "hide_name": 0,
          "bits": [ 4284 ],
          "attributes": {
            "hdlname": "cpu_I execute_BRANCH_DO",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:686.23-686.40"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3967, 4267, 4282, 4283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3968, 4286, 4290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 962, 4302, 4290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2781, 4291, 4292, 4293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4286, 4287, 4288, 4289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 4301, 4302, 2778, 2779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3661, 4302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4303 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 948, 2770, 3969, 4285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BRANCH_DO_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 948, 3967, 3968, 4304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BYPASSABLE_EXECUTE_STAGE": {
          "hide_name": 0,
          "bits": [ 3280 ],
          "attributes": {
            "hdlname": "cpu_I execute_BYPASSABLE_EXECUTE_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:769.23-769.55"
          }
        },
        "cpu_I.execute_BYPASSABLE_MEMORY_STAGE": {
          "hide_name": 0,
          "bits": [ 3974 ],
          "attributes": {
            "hdlname": "cpu_I execute_BYPASSABLE_MEMORY_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:701.23-701.54"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder": {
          "hide_name": 0,
          "bits": [ 7130, 7129, 4370, 4380, 4384, 4388, 4392, 4396, 4397, 4312, 4358, 4401, 4407, 4412, 4417, 4422, 4427, 4429, 4316, 4324, 4328, 4331, 4334, 4337, 4340, 4343, 4346, 4349, 4361, 4364, 4366, 4308 ],
          "attributes": {
            "hdlname": "cpu_I execute_BranchPlugin_branchAdder",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1142.23-1142.55",
            "unused_bits": "0 1"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ "0", 4313, 4314, 4315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 4315 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ "0", 4321, 4322, 4323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 4323 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ "0", 4326, 4306, 4327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 4327 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ "0", 4329, 4306, 4330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 4330 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ "0", 4332, 4306, 4333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 4333 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ "0", 4335, 4306, 4336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 4336 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ "0", 4338, 4306, 4339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 4339 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ "0", 4341, 4306, 4342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 4342 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ "0", 4344, 4306, 4345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 4345 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ "0", 4347, 4306, 4348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 4348 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ "0", 4309, 4310, 4311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 4351, 4306, 4365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 4311 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ "0", 4359, 4306, 4360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 4360 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ "0", 4362, 4306, 4363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 4363 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 4365 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ "0", 4367, 4368, 4369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 4369 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4371 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ 4374 ],
          "attributes": {
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 4375 ],
          "attributes": {
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ 4372 ],
          "attributes": {
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 4373 ],
          "attributes": {
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_23_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 948, 4267, 3969, 4376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_24_I1": {
          "hide_name": 0,
          "bits": [ "0", 4377, 4378, 4379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 4379 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_25_I1": {
          "hide_name": 0,
          "bits": [ "0", 4381, 4382, 4383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 4383 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_26_I1": {
          "hide_name": 0,
          "bits": [ "0", 4385, 4386, 4387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 4387 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_27_I1": {
          "hide_name": 0,
          "bits": [ "0", 4389, 4390, 4391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 4391 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_28_I1": {
          "hide_name": 0,
          "bits": [ "0", 4393, 4394, 4395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 4395 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_29_I1": {
          "hide_name": 0,
          "bits": [ "0", 4353, 4354, 4352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 4352 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ "0", 4355, 4356, 4357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 4357 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ "0", 4398, 4399, 4400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 3969, 4402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 950, 3967, 3968, 4403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 4400 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ "0", 4404, 4405, 4406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 4406 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ "0", 4409, 4410, 4411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 4411 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ "0", 4414, 4415, 4416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 4416 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ "0", 4419, 4420, 4421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 4421 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ "0", 4424, 4425, 4426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 4426 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ "0", 4319, 4320, 4318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 943, 4267, 3969, 4430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 4318 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 4305, 4306, 4307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_BranchPlugin_branchAdder_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4307 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:3860.46-3860.113|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_BranchPlugin_branch_src2": {
          "hide_name": 0,
          "bits": [ 7131, 7132, 7133, 7134, 7135, 7136, 7137, 7138, 7139, 7140, 7141, 7142, 7143, 7144, 7145, 7146, 7147, 7148, 7149, 7150, 7151, 7151, 7151, 7151, 7151, 7151, 7151, 7151, 7151, 7151, 7151, 7151 ],
          "attributes": {
            "hdlname": "cpu_I execute_BranchPlugin_branch_src2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1135.23-1135.55",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu_I.execute_CSR_WRITE_OPCODE": {
          "hide_name": 0,
          "bits": [ 3975 ],
          "attributes": {
            "hdlname": "cpu_I execute_CSR_WRITE_OPCODE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:749.23-749.47"
          }
        },
        "cpu_I.execute_CsrPlugin_csrAddress": {
          "hide_name": 0,
          "bits": [ 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csrAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1204.23-1204.51"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984": {
          "hide_name": 0,
          "bits": [ 4432 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_1984",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1310.23-1310.49"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4431 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2259, 2260, 2261, 2262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_1984_SB_LUT4_I2_O_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 4435 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_3008": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_3008",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1318.23-1318.49"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_3008_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4436 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768": {
          "hide_name": 0,
          "bits": [ 1042 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_768",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1311.23-1311.48"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4437 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4441, 4440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1821, 1528, 4433, 4434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1547, 4438, 4442, 4439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1037, 4445, 4444, 4446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 964, 966, 2522, 2873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1050, 1047, 1146, 1147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_768_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4447, 4448, 4449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_772": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_772",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1313.23-1313.48"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_772_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4452 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773": {
          "hide_name": 0,
          "bits": [ 4454 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_773",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1314.23-1314.48"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4453 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1547, 4438, 4455, 4439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_773_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_833": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_833",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1315.23-1315.48"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_833_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4456 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_833_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1552, 1530, 4443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_834": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_834",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1316.23-1316.48"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_834_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4458 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_835": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_835",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1317.23-1317.48"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_835_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4459 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_836": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_csr_836",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1312.23-1312.48"
          }
        },
        "cpu_I.execute_CsrPlugin_csr_836_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4460 ],
          "attributes": {
          }
        },
        "cpu_I.execute_CsrPlugin_csr_836_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4442, 4457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_CsrPlugin_writeData": {
          "hide_name": 0,
          "bits": [ 2262, 2763, 1223, 1039, 1220, 1218, 1216, 1054, 1213, 1211, 1209, 1136, 1146, 1203, 1201, 1199, 1197, 1195, 1193, 1191, 1189, 1187, 1237, 1235, 1233, 1231, 1229, 1227, 1225, 1206, 1185, 1059 ],
          "attributes": {
            "hdlname": "cpu_I execute_CsrPlugin_writeData",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1203.23-1203.50"
          }
        },
        "cpu_I.execute_DBusSimplePlugin_skipCmd": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_DBusSimplePlugin_skipCmd",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1063.23-1063.55"
          }
        },
        "cpu_I.execute_ENV_CTRL": {
          "hide_name": 0,
          "bits": [ 1240, 1239 ],
          "attributes": {
            "hdlname": "cpu_I execute_ENV_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:753.20-753.36"
          }
        },
        "cpu_I.execute_INSTRUCTION": {
          "hide_name": 0,
          "bits": [ 994, 992, 988, 986, 984, 982, 980, 978, 976, 974, 972, 970, 966, 964, 962, 960, 958, 956, 954, 952, 950, 948, 1006, 1004, 1002, 1000, 998, 996, 990, 968, 946, 943 ],
          "attributes": {
            "hdlname": "cpu_I execute_INSTRUCTION",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:839.23-839.42"
          }
        },
        "cpu_I.execute_IS_CSR": {
          "hide_name": 0,
          "bits": [ 3977 ],
          "attributes": {
            "hdlname": "cpu_I execute_IS_CSR",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:750.23-750.37"
          }
        },
        "cpu_I.execute_IS_DIV": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "cpu_I execute_IS_DIV",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:739.23-739.37"
          }
        },
        "cpu_I.execute_IS_MUL": {
          "hide_name": 0,
          "bits": [ 4136 ],
          "attributes": {
            "hdlname": "cpu_I execute_IS_MUL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:732.23-732.37"
          }
        },
        "cpu_I.execute_IS_RS1_SIGNED": {
          "hide_name": 0,
          "bits": [ 3985 ],
          "attributes": {
            "hdlname": "cpu_I execute_IS_RS1_SIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:738.23-738.44"
          }
        },
        "cpu_I.execute_IS_RS2_SIGNED": {
          "hide_name": 0,
          "bits": [ 3985 ],
          "attributes": {
            "hdlname": "cpu_I execute_IS_RS2_SIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:740.23-740.44"
          }
        },
        "cpu_I.execute_MEMORY_ADDRESS_LOW": {
          "hide_name": 0,
          "bits": [ 2775, 3078 ],
          "attributes": {
            "hdlname": "cpu_I execute_MEMORY_ADDRESS_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:681.23-681.49"
          }
        },
        "cpu_I.execute_MEMORY_ENABLE": {
          "hide_name": 0,
          "bits": [ 3980 ],
          "attributes": {
            "hdlname": "cpu_I execute_MEMORY_ENABLE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:841.23-841.44"
          }
        },
        "cpu_I.execute_MEMORY_STORE": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "hdlname": "cpu_I execute_MEMORY_STORE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:840.23-840.43"
          }
        },
        "cpu_I.execute_MMU_FAULT": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_FAULT",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:829.23-829.40"
          }
        },
        "cpu_I.execute_MMU_RSP_allowExecute": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_RSP_allowExecute",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:834.23-834.51"
          }
        },
        "cpu_I.execute_MMU_RSP_allowRead": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_RSP_allowRead",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:832.23-832.48"
          }
        },
        "cpu_I.execute_MMU_RSP_allowWrite": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_RSP_allowWrite",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:833.23-833.49"
          }
        },
        "cpu_I.execute_MMU_RSP_exception": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_RSP_exception",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:835.23-835.48"
          }
        },
        "cpu_I.execute_MMU_RSP_isIoAccess": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_RSP_isIoAccess",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:831.23-831.49"
          }
        },
        "cpu_I.execute_MMU_RSP_physicalAddress": {
          "hide_name": 0,
          "bits": [ 2775, 3078, 2761, 2973, 3000, 3007, 3029, 3040, 3054, 3696, 3071, 2865, 2877, 3694, 2892, 3693, 2908, 3692, 3691, 3690, 2929, 3703, 3702, 2949, 3701, 3700, 3699, 3695, 6997, 6998, 3689, 1244 ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_RSP_physicalAddress",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:830.23-830.54",
            "unused_bits": "28 29"
          }
        },
        "cpu_I.execute_MMU_RSP_refilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_MMU_RSP_refilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:836.23-836.48"
          }
        },
        "cpu_I.execute_MUL_HH": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 4519, 4557, 4562, 4564, 4472, 4489, 4498, 4505, 4512, 4468, 4538, 4542, 4546, 4550, 4554, 4464, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I execute_MUL_HH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:737.23-737.37"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ "0", 4469, 4470, 4471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4473, 4474, 4475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 4479, "0", 4480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 4471 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ "0", 4486, 4487, 4488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4476, 4477, 4478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 4488 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ "0", 4495, 4496, 4497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 4497 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ "0", 4502, 4503, 4504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 4504 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ "0", 4509, 4510, 4511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 4511 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 4516, 4517, 4518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 4521, 4522, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 4523 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 4524 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 4526, "0", 4524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 4525, "0", 4523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 4303, 4520, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 4529 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 4530 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 4480 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 4532, "0", 4530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 4531, "0", 4529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4558, 4528, 4534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ "0", 4465, 4466, 4467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 4467 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ "0", 4535, 4536, 4537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 4537 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ "0", 4539, 4540, 4541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 4541 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ "0", 4543, 4544, 4545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 4545 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ "0", 4547, 4548, 4549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 4549 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ "0", 4551, 4552, 4553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 4553 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ "0", 4555, 4556, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ "0", 4559, 4560, 4561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 4561 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ "0", 4484, 4485, 4483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_9_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4563, 4527, 4533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 4483 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 4461, 4462, 4463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4565, 4566, 4567, 4568 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4572 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4573 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4575 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4577 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4579 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4581 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4583 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4585 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4587 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4589 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4591 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4494 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4493, "0", 4494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4592, "0", 4591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4590, "0", 4589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4588, "0", 4587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4586, "0", 4585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4584, "0", 4583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4582, "0", 4581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4580, "0", 4579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4578, "0", 4577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4576, "0", 4575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4574, "0", 4573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4568 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4593 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4595 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4597 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4599 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4601 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4603 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4605 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4607 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4609 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4611 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4613 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4482 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4481, "0", 4482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4614, "0", 4613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4612, "0", 4611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4490, 4491, 4492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4610, "0", 4609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4499, 4500, 4501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4608, "0", 4607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4506, 4507, 4508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4606, "0", 4605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4513, 4514, 4515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4604, "0", 4603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4616, 4615, 4617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4602, "0", 4601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4619, 4618, 4620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4600, "0", 4599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4622, 4621, 4623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4598, "0", 4597 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4625, 4624, 4626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4596, "0", 4595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4628, 4627, 4629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 4594, "0", 4593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4569, 4570, 4571 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HH_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4463 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 4694, 4639, 4645, 4649, 4653, 4657, 4635, 4661, 4665, 4669, 4673, 4677, 4681, 4685, 4689, 4693, 4631, 4631 ],
          "attributes": {
            "hdlname": "cpu_I execute_MUL_HL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:709.23-709.37"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ "0", 4636, 4637, 4638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 4638 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ "0", 4642, 4643, 4644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 4644 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ "0", 4646, 4647, 4648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 4648 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ "0", 4650, 4651, 4652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 4652 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ "0", 4654, 4655, 4656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 4656 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ "0", 4658, 4659, 4660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 4660 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ "0", 4662, 4663, 4664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 4664 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 4632, 4633, 4634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 4634 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ "0", 4666, 4667, 4668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 4668 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ "0", 4670, 4671, 4672 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 4672 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ "0", 4674, 4675, 4676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 4676 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ "0", 4678, 4679, 4680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 4680 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ "0", 4682, 4683, 4684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 4684 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ "0", 4686, 4687, 4688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 4688 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ "0", 4690, 4691, 4692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 4692 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 4640 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3661, 4521 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_HL_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4630 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 4758, 4759, 4704, 4711, 4715, 4719, 4723, 4727, 4731, 4700, 4735, 4739, 4743, 4747, 4751, 4755, 4696, 4696 ],
          "attributes": {
            "hdlname": "cpu_I execute_MUL_LH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:673.23-673.37"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ "0", 4701, 4702, 4703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 4703 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ "0", 4708, 4709, 4710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 4710 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ "0", 4712, 4713, 4714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 4714 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ "0", 4716, 4717, 4718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 4718 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ "0", 4720, 4721, 4722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 4722 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ "0", 4724, 4725, 4726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 4726 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ "0", 4728, 4729, 4730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 4730 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 4697, 4698, 4699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 4699 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ "0", 4732, 4733, 4734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 4734 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ "0", 4736, 4737, 4738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 4738 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ "0", 4740, 4741, 4742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 4742 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ "0", 4744, 4745, 4746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 4746 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ "0", 4748, 4749, 4750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 4750 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ "0", 4752, 4753, 4754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 4754 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ "0", 4756, 4757, 4303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ "0", 4706, 4707, 4705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 4705 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MUL_LH_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4695 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_MulPlugin_a": {
          "hide_name": 0,
          "bits": [ 2842, 2770, 2759, 2848, 4120, 4115, 4110, 2846, 4099, 4047, 4098, 2852, 4089, 4084, 4079, 4074, 4069, 4064, 4059, 4054, 2851, 4038, 4033, 4028, 2845, 4019, 4014, 4009, 2849, 2756, 2771, 2843 ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_a",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1207.23-1207.42"
          }
        },
        "cpu_I.execute_MulPlugin_aHigh": {
          "hide_name": 0,
          "bits": [ 4069, 4064, 4059, 4054, 2851, 4038, 4033, 4028, 2845, 4019, 4014, 4009, 2849, 2756, 2771, 2843, 7152 ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_aHigh",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1213.23-1213.46",
            "unused_bits": "16"
          }
        },
        "cpu_I.execute_MulPlugin_aSLow": {
          "hide_name": 0,
          "bits": [ 2842, 2770, 2759, 2848, 4120, 4115, 4110, 2846, 4099, 4047, 4098, 2852, 4089, 4084, 4079, 4074, "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_aSLow",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1211.23-1211.46"
          }
        },
        "cpu_I.execute_MulPlugin_aULow": {
          "hide_name": 0,
          "bits": [ 2842, 2770, 2759, 2848, 4120, 4115, 4110, 2846, 4099, 4047, 4098, 2852, 4089, 4084, 4079, 4074 ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_aULow",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1209.23-1209.46"
          }
        },
        "cpu_I.execute_MulPlugin_b": {
          "hide_name": 0,
          "bits": [ 3639, 2535, 3646, 3650, 3653, 3022, 3036, 3047, 3061, 3641, 3076, 2870, 2882, 3657, 2898, 3664, 2913, 3676, 3674, 3672, 2934, 3668, 3666, 2954, 3684, 3016, 3643, 3647, 2996, 3654, 3658, 3661 ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_b",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1208.23-1208.42"
          }
        },
        "cpu_I.execute_MulPlugin_bHigh": {
          "hide_name": 0,
          "bits": [ 2913, 3676, 3674, 3672, 2934, 3668, 3666, 2954, 3684, 3016, 3643, 3647, 2996, 3654, 3658, 3661, 7153 ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_bHigh",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1214.23-1214.46",
            "unused_bits": "16"
          }
        },
        "cpu_I.execute_MulPlugin_bSLow": {
          "hide_name": 0,
          "bits": [ 3639, 2535, 3646, 3650, 3653, 3022, 3036, 3047, 3061, 3641, 3076, 2870, 2882, 3657, 2898, 3664, "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_bSLow",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1212.23-1212.46"
          }
        },
        "cpu_I.execute_MulPlugin_bULow": {
          "hide_name": 0,
          "bits": [ 3639, 2535, 3646, 3650, 3653, 3022, 3036, 3047, 3061, 3641, 3076, 2870, 2882, 3657, 2898, 3664 ],
          "attributes": {
            "hdlname": "cpu_I execute_MulPlugin_bULow",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1210.23-1210.46"
          }
        },
        "cpu_I.execute_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 4261, 4260, 4259, 3014, 3034, 3045, 3059, 4258, 3074, 2867, 2880, 4256, 2896, 4255, 2911, 4254, 4253, 4252, 2932, 4251, 4266, 2952, 4265, 4264, 4263, 4262, 2994, 4257, 4250, 4249 ],
          "attributes": {
            "hdlname": "cpu_I execute_PC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:759.23-759.33"
          }
        },
        "cpu_I.execute_PREDICTION_HAD_BRANCHED2": {
          "hide_name": 0,
          "bits": [ 4267 ],
          "attributes": {
            "hdlname": "cpu_I execute_PREDICTION_HAD_BRANCHED2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:760.23-760.55"
          }
        },
        "cpu_I.execute_REGFILE_WRITE_VALID": {
          "hide_name": 0,
          "bits": [ 4268 ],
          "attributes": {
            "hdlname": "cpu_I execute_REGFILE_WRITE_VALID",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:768.23-768.50"
          }
        },
        "cpu_I.execute_RS1": {
          "hide_name": 0,
          "bits": [ 2842, 2770, 2759, 2848, 4120, 4115, 4110, 2846, 4099, 4047, 4098, 2852, 4089, 4084, 4079, 4074, 4069, 4064, 4059, 4054, 2851, 4038, 4033, 4028, 2845, 4019, 4014, 4009, 2849, 2756, 2771, 2843 ],
          "attributes": {
            "hdlname": "cpu_I execute_RS1",
            "keep": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:761.45-761.56",
            "syn_keep": "00000000000000000000000000000001"
          }
        },
        "cpu_I.execute_RS2": {
          "hide_name": 0,
          "bits": [ 3639, 2535, 3646, 3650, 3653, 3022, 3036, 3047, 3061, 3641, 3076, 2870, 2882, 3657, 2898, 3664, 2913, 3676, 3674, 3672, 2934, 3668, 3666, 2954, 3684, 3016, 3643, 3647, 2996, 3654, 3658, 3661 ],
          "attributes": {
            "hdlname": "cpu_I execute_RS2",
            "keep": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:838.45-838.56",
            "syn_keep": "00000000000000000000000000000001"
          }
        },
        "cpu_I.execute_SHIFT_CTRL": {
          "hide_name": 0,
          "bits": [ 4278, 4277 ],
          "attributes": {
            "hdlname": "cpu_I execute_SHIFT_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:780.20-780.38"
          }
        },
        "cpu_I.execute_SHIFT_RIGHT": {
          "hide_name": 0,
          "bits": [ 2348, 2444, 2352, 2430, 2476, 2514, 2548, 2556, 2559, 2568, 2571, 2355, 2483, 2358, 2478, 2402, 2448, 2447, 2446, 2445, 2440, 2438, 2436, 2434, 2432, 2427, 2425, 2418, 2417, 2414, 2413, 2409 ],
          "attributes": {
            "hdlname": "cpu_I execute_SHIFT_RIGHT",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:725.23-725.42"
          }
        },
        "cpu_I.execute_SRC1_CTRL": {
          "hide_name": 0,
          "bits": [ 2758, 2757 ],
          "attributes": {
            "hdlname": "cpu_I execute_SRC1_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:788.20-788.37"
          }
        },
        "cpu_I.execute_SRC2_CTRL": {
          "hide_name": 0,
          "bits": [ 2872, 2871 ],
          "attributes": {
            "hdlname": "cpu_I execute_SRC2_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:786.20-786.37"
          }
        },
        "cpu_I.execute_SRC2_FORCE_ZERO": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "hdlname": "cpu_I execute_SRC2_FORCE_ZERO",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:783.23-783.46"
          }
        },
        "cpu_I.execute_SRC_ADD": {
          "hide_name": 0,
          "bits": [ 2775, 3078, 2761, 2973, 3000, 3007, 3029, 3040, 3054, 3696, 3071, 2865, 2877, 3694, 2892, 3693, 2908, 3692, 3691, 3690, 2929, 3703, 3702, 2949, 3701, 3700, 3699, 3695, 6997, 6998, 3689, 1244 ],
          "attributes": {
            "hdlname": "cpu_I execute_SRC_ADD",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:837.23-837.38",
            "unused_bits": "28 29"
          }
        },
        "cpu_I.execute_SRC_ADD_SUB": {
          "hide_name": 0,
          "bits": [ 2775, 3078, 2761, 2973, 3000, 3007, 3029, 3040, 3054, 3696, 3071, 2865, 2877, 3694, 2892, 3693, 2908, 3692, 3691, 3690, 2929, 3703, 3702, 2949, 3701, 3700, 3699, 3695, 6997, 6998, 3689, 1244 ],
          "attributes": {
            "hdlname": "cpu_I execute_SRC_ADD_SUB",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:792.23-792.42",
            "unused_bits": "28 29"
          }
        },
        "cpu_I.execute_SRC_LESS_UNSIGNED": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "cpu_I execute_SRC_LESS_UNSIGNED",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:782.23-782.48"
          }
        },
        "cpu_I.execute_SRC_USE_SUB_LESS": {
          "hide_name": 0,
          "bits": [ 2991 ],
          "attributes": {
            "hdlname": "cpu_I execute_SRC_USE_SUB_LESS",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:784.23-784.47"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub": {
          "hide_name": 0,
          "bits": [ 2775, 3078, 2761, 2973, 3000, 3007, 3029, 3040, 3054, 3696, 3071, 2865, 2877, 3694, 2892, 3693, 2908, 3692, 3691, 3690, 2929, 3703, 3702, 2949, 3701, 3700, 3699, 3695, 6997, 6998, 3689, 1244 ],
          "attributes": {
            "hdlname": "cpu_I execute_SrcPlugin_addSub",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1105.23-1105.47",
            "unused_bits": "28 29"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2521, 2522 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2521, 4764, 4765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4767, 3690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2920, 2921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1158, 1034, 4768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1072, 1037, 1043, 4769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4252, 2868, 4770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 4765 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2398, 4773, 4774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 4774 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2396, 4775, 4776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 966, 1250, 2396, 4777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4779, 3703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2937, 2938 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1156, 1034, 4780 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1068, 1037, 1043, 4781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4251, 2868, 4782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 4776 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2394, 4783, 4784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4786, 3702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2940, 2941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1182, 1034, 4787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1125, 1037, 1043, 4788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4266, 2868, 4789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 4784 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2392, 4790, 4791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 4791 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2384, 4793, 4794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4797, 3700 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2958, 2959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1179, 1034, 4798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1119, 1037, 1043, 4799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 4794 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2470, 4802, 4803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_16_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2535, 2536, 2537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2474, 4805, 4806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_17_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2581, 2582, 2583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2472, 4807, 4808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_18_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2578, 2579, 2580 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2380, 3021, 3019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_19_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2564, 2565, 2566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2396, 2397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2397, 4762, 4763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 4763 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2384, 2385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2392, 2393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 1254, 2469, 4811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4813, 4812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2967, 2968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1155, 1034, 4814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1066, 1037, 1043, 4815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4819, 3696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 3062, 3063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1168, 1034, 4820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1094, 1037, 1043, 4821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1254, 2395, 4760, 4761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4258, 2868, 4822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4250, 2868, 4823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 2469, 4824, 4825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4825 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 4826 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1254, 1251, 4281, 1255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 4827 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 2473, 4828, 4827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1254, 1242, 2473, 4829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2858, 2977, 2978, 2979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1166, 1034, 4831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1088, 1037, 1043, 4832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 3073 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4257, 2868, 4833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 1254, 2379, 4834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4836, 4835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2964, 2965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1177, 1034, 4837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1115, 1037, 1043, 4838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4262, 2868, 4841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 2379, 4842, 4843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_25_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 2378, 2382, 2383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 1254, 2382, 4845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4847, 4846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2961, 2962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1178, 1034, 4848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1117, 1037, 1043, 4849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4263, 2868, 4851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 2382, 4844, 4800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_26_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4800 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 1254, 2386, 4852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4854, 4853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2955, 2956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1180, 1034, 4855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1121, 1037, 1043, 4856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 2386, 4801, 4792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4265, 2868, 4858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_27_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4792 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 966, 1250, 2781, 2782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2991, 2467, 4804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3639, 2536, 4859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2372, 2466, 2532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2399, 4809, 4810 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 4810 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2522, 4860, 4861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 4861 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2524, 4862, 4863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4866, 3694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2883, 2884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1164, 1034, 4867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1084, 1037, 1043, 4868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4256, 2868, 4869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 4863 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2526, 4870, 4871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 4871 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2528, 4872, 4873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4876, 3693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2899, 2900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1162, 1034, 4877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1080, 1037, 1043, 4878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4255, 2868, 4879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 4873 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2527, 2528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2527, 4880, 4881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 4881 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2525, 2526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2525, 4882, 4883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 4884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4294, 4295, 4296, 4297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4885, 3692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2914, 2915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1160, 1034, 4886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1076, 1037, 1043, 4887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4254, 2868, 4888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 4883 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2523, 2524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 1254, 2523, 4772, 4771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2991, 2894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 4889, 3691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2858, 2917, 2918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1159, 1034, 4890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1074, 1037, 1043, 4891 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4253, 2868, 4892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 4771 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.execute_SrcPlugin_addSub_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2378, 2394, 2395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_arbitration_flushIt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_arbitration_flushIt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:869.23-869.50"
          }
        },
        "cpu_I.execute_arbitration_flushNext": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "hdlname": "cpu_I execute_arbitration_flushNext",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:870.23-870.52"
          }
        },
        "cpu_I.execute_arbitration_haltByOther": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_arbitration_haltByOther",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:867.23-867.54"
          }
        },
        "cpu_I.execute_arbitration_isStuck": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
            "hdlname": "cpu_I execute_arbitration_isStuck",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:872.23-872.50"
          }
        },
        "cpu_I.execute_arbitration_isStuckByOthers": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "hdlname": "cpu_I execute_arbitration_isStuckByOthers",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:873.23-873.58"
          }
        },
        "cpu_I.execute_to_memory_BRANCH_CALC": {
          "hide_name": 0,
          "bits": [ "0", "x", 1459, 1454, 1444, 1420, 1411, 1401, 1390, 1373, 1430, 1817, 1920, 1935, 1942, 1949, 1956, 1963, 1970, 1977, 1984, 1852, 1860, 1867, 1874, 1881, 1888, 1895, 1902, 1909, 1916, 1931 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_BRANCH_CALC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1293.23-1293.52"
          }
        },
        "cpu_I.execute_to_memory_BRANCH_DO": {
          "hide_name": 0,
          "bits": [ 4893 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_BRANCH_DO",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1299.23-1299.50"
          }
        },
        "cpu_I.execute_to_memory_BRANCH_DO_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1391, 1471, 1023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE": {
          "hide_name": 0,
          "bits": [ 4894 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_BYPASSABLE_MEMORY_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1289.23-1289.64"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_I3": {
          "hide_name": 0,
          "bits": [ 3280, 3281, 3970, 3971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1552, 4896, 4897, 4898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 3848, 3153, 3972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 3715, 3179, 3973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3280, 3281, 3282, 3283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1534, 4896, 4904, 4905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_BYPASSABLE_MEMORY_STAGE_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1535, 978, 4903, 4272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_ENV_CTRL": {
          "hide_name": 0,
          "bits": [ 4907, 4906 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_ENV_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1295.20-1295.46"
          }
        },
        "cpu_I.execute_to_memory_INSTRUCTION": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", 4913, "x", 4900, 4896, 4899, 4902, 4901, 3424, 2602, 3423, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 4451, 4450, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_INSTRUCTION",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1267.23-1267.52"
          }
        },
        "cpu_I.execute_to_memory_IS_DIV": {
          "hide_name": 0,
          "bits": [ 4908 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_IS_DIV",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1277.23-1277.47"
          }
        },
        "cpu_I.execute_to_memory_IS_DIV_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 5142, 3080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_IS_MUL": {
          "hide_name": 0,
          "bits": [ 4909 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_IS_MUL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1252.23-1252.47"
          }
        },
        "cpu_I.execute_to_memory_MEMORY_ADDRESS_LOW": {
          "hide_name": 0,
          "bits": [ 4911, 4910 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MEMORY_ADDRESS_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1303.23-1303.59"
          }
        },
        "cpu_I.execute_to_memory_MEMORY_ENABLE": {
          "hide_name": 0,
          "bits": [ 4912 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MEMORY_ENABLE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1249.23-1249.54"
          }
        },
        "cpu_I.execute_to_memory_MEMORY_STORE": {
          "hide_name": 0,
          "bits": [ 4913 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MEMORY_STORE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1246.23-1246.53"
          }
        },
        "cpu_I.execute_to_memory_MEMORY_STORE_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 4913, 4912, 3090, 4914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.execute_to_memory_MMU_FAULT": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MMU_FAULT",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1300.23-1300.50"
          }
        },
        "cpu_I.execute_to_memory_MMU_RSP_refilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MMU_RSP_refilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1263.23-1263.58"
          }
        },
        "cpu_I.execute_to_memory_MUL_HH": {
          "hide_name": 0,
          "bits": [ 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4922, 4921, 4920, 4919, 4918, 4917, 4930, 4929, 4928, 4927, 4926, 4925, 4924, 4923, 4916, 4915, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MUL_HH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1241.23-1241.47"
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_MAC16_O_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 4931 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_MAC16_O_CO": {
          "hide_name": 0,
          "bits": [ 4932 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_MAC16_O_O": {
          "hide_name": 0,
          "bits": [ 4516, 4558, 4563, 4473, 4476, 4490, 4499, 4506, 4513, 4616, 4619, 4622, 4625, 4628, 4569, 4565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/techmap.v:198.23-198.24"
          }
        },
        "cpu_I.execute_to_memory_MUL_HH_SB_MAC16_O_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 4949 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_HL": {
          "hide_name": 0,
          "bits": [ 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4959, 4958, 4957, 4956, 4955, 4954, 4953, 4952, 4967, 4966, 4965, 4964, 4963, 4962, 4961, 4960, 4951, 4950 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MUL_HL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1278.23-1278.47"
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_MAC16_O_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 4968 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_MAC16_O_CO": {
          "hide_name": 0,
          "bits": [ 4969 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_MAC16_O_O": {
          "hide_name": 0,
          "bits": [ 4641, 4636, 4642, 4646, 4650, 4654, 4632, 4658, 4662, 4666, 4670, 4674, 4678, 4682, 4686, 4690, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "cpu_I.execute_to_memory_MUL_HL_SB_MAC16_O_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 4986 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_LH": {
          "hide_name": 0,
          "bits": [ 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 4995, 4994, 4993, 4992, 4991, 4990, 4989, 5003, 5002, 5001, 5000, 4999, 4998, 4997, 4996, 4988, 4987, 4987 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MUL_LH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1308.23-1308.47"
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_MAC16_O_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 5004 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_MAC16_O_CO": {
          "hide_name": 0,
          "bits": [ 5005 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_MAC16_O_O": {
          "hide_name": 0,
          "bits": [ 4756, 4706, 4701, 4708, 4712, 4716, 4720, 4724, 4728, 4697, 4732, 4736, 4740, 4744, 4748, 4752, 7153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:29.22-29.23",
            "unused_bits": "16"
          }
        },
        "cpu_I.execute_to_memory_MUL_LH_SB_MAC16_O_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 5022 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_LL": {
          "hide_name": 0,
          "bits": [ 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_MUL_LL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1256.23-1256.47"
          }
        },
        "cpu_I.execute_to_memory_MUL_LL_SB_MAC16_O_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 5023 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_LL_SB_MAC16_O_CO": {
          "hide_name": 0,
          "bits": [ 5024 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_MUL_LL_SB_MAC16_O_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 5057 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "cpu_I.execute_to_memory_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 5080, 5079, 5078, 5077, 5076, 5075, 5074, 5073, 5072, 5071, 5069, 5068, 5067, 5066, 5065, 5064, 5063, 5062, 5061, 5060, 5087, 5086, 5085, 5084, 5083, 5082, 5081, 5070, 5059, 5058 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_PC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1283.23-1283.43"
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_DATA": {
          "hide_name": 0,
          "bits": [ 3180, 3235, 3197, 3274, 3158, 3227, 3242, 3247, 3185, 3252, 3240, 3257, 3262, 3267, 3272, 3089, 3100, 3105, 3112, 3119, 3126, 3223, 3133, 3216, 3140, 3147, 3154, 3168, 3209, 3204, 3190, 3173 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_REGFILE_WRITE_DATA",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1290.23-1290.59"
          }
        },
        "cpu_I.execute_to_memory_REGFILE_WRITE_VALID": {
          "hide_name": 0,
          "bits": [ 4895 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_REGFILE_WRITE_VALID",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1280.23-1280.60"
          }
        },
        "cpu_I.execute_to_memory_SHIFT_CTRL": {
          "hide_name": 0,
          "bits": [ 3096, 3095 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_SHIFT_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1274.20-1274.48"
          }
        },
        "cpu_I.execute_to_memory_SHIFT_RIGHT": {
          "hide_name": 0,
          "bits": [ 3176, 3193, 3200, 3212, 3161, 3157, 3150, 3143, 3219, 3136, 3226, 3129, 3122, 3115, 3108, 3094, 3093, 3107, 3114, 3121, 3128, 3225, 3135, 3218, 3142, 3149, 3156, 3160, 3211, 3199, 3192, 3175 ],
          "attributes": {
            "hdlname": "cpu_I execute_to_memory_SHIFT_RIGHT",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1269.23-1269.52"
          }
        },
        "cpu_I.externalInterrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I externalInterrupt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:952.23-952.40"
          }
        },
        "cpu_I.externalInterruptArray": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I externalInterruptArray",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:340.23-340.45"
          }
        },
        "cpu_I.externalInterruptArray_regNext": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I externalInterruptArray_regNext",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1238.23-1238.53"
          }
        },
        "cpu_I.externalResetVector": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I externalResetVector",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:337.23-337.42"
          }
        },
        "cpu_I.iBusAXI_ar_payload_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 700, 698, 696, 694, 692, 717, 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_ar_payload_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:343.23-343.46"
          }
        },
        "cpu_I.iBusAXI_ar_payload_burst": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_ar_payload_burst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:345.23-345.47"
          }
        },
        "cpu_I.iBusAXI_ar_payload_cache": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_ar_payload_cache",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:346.23-346.47"
          }
        },
        "cpu_I.iBusAXI_ar_payload_len": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_ar_payload_len",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:344.23-344.45"
          }
        },
        "cpu_I.iBusAXI_ar_payload_prot": {
          "hide_name": 0,
          "bits": [ "0", "1", "1" ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_ar_payload_prot",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:347.23-347.46"
          }
        },
        "cpu_I.iBusAXI_ar_valid": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_ar_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:341.23-341.39"
          }
        },
        "cpu_I.iBusAXI_r_payload_data": {
          "hide_name": 0,
          "bits": [ 821, 785, 839, 830, 827, 824, 815, 782, 749, 746, 818, 812, 809, 806, 803, 800, 797, 794, 791, 788, 779, 776, 773, 770, 767, 764, 761, 758, 755, 752, 836, 833 ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_r_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:350.23-350.45"
          }
        },
        "cpu_I.iBusAXI_r_payload_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_r_payload_last",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:352.23-352.45"
          }
        },
        "cpu_I.iBusAXI_r_payload_resp": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_r_payload_resp",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:351.23-351.45"
          }
        },
        "cpu_I.iBusAXI_r_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_r_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:349.23-349.38"
          }
        },
        "cpu_I.iBusAXI_r_valid": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "hdlname": "cpu_I iBusAXI_r_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:348.23-348.38"
          }
        },
        "cpu_I.iBus_cmd_payload_address": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 700, 698, 696, 694, 692, 717, 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "hdlname": "cpu_I iBus_cmd_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1040.23-1040.47"
          }
        },
        "cpu_I.iBus_cmd_payload_size": {
          "hide_name": 0,
          "bits": [ "1", "0", "1" ],
          "attributes": {
            "hdlname": "cpu_I iBus_cmd_payload_size",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1041.23-1041.44"
          }
        },
        "cpu_I.iBus_cmd_valid": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "hdlname": "cpu_I iBus_cmd_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1038.23-1038.37"
          }
        },
        "cpu_I.iBus_rsp_payload_data": {
          "hide_name": 0,
          "bits": [ 821, 785, 839, 830, 827, 824, 815, 782, 749, 746, 818, 812, 809, 806, 803, 800, 797, 794, 791, 788, 779, 776, 773, 770, 767, 764, 761, 758, 755, 752, 836, 833 ],
          "attributes": {
            "hdlname": "cpu_I iBus_rsp_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1043.23-1043.44"
          }
        },
        "cpu_I.iBus_rsp_payload_error": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I iBus_rsp_payload_error",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1044.23-1044.45"
          }
        },
        "cpu_I.iBus_rsp_valid": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "hdlname": "cpu_I iBus_rsp_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1042.23-1042.37"
          }
        },
        "cpu_I.lastStageInstruction": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 2268, 2267, 2266, 2265, 2264, 7154, 7155, 7100, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 7156, 7157, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I lastStageInstruction",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:899.23-899.43",
            "unused_bits": "12 13 14 28 29"
          }
        },
        "cpu_I.lastStagePc": {
          "hide_name": 0,
          "bits": [ "0", "0", 2841, 2805, 2827, 2829, 2831, 2833, 3976, 2836, 2838, 2840, 2786, 2788, 2790, 2792, 2794, 2796, 2798, 2800, 2802, 2804, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826 ],
          "attributes": {
            "hdlname": "cpu_I lastStagePc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:900.23-900.34"
          }
        },
        "cpu_I.lastStageRegFileWrite_payload_address": {
          "hide_name": 0,
          "bits": [ 2268, 2267, 2266, 2265, 2264, 2259 ],
          "attributes": {
            "hdlname": "cpu_I lastStageRegFileWrite_payload_address",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1094.23-1094.60"
          }
        },
        "cpu_I.lastStageRegFileWrite_payload_data": {
          "hide_name": 0,
          "bits": [ 2294, 2293, 2291, 2290, 2289, 2288, 2287, 2286, 2285, 2284, 2283, 2282, 2280, 2279, 2278, 2277, 2276, 2275, 2274, 2273, 2272, 2271, 2300, 2299, 2298, 2297, 2296, 2295, 2292, 2281, 2270, 2269 ],
          "attributes": {
            "hdlname": "cpu_I lastStageRegFileWrite_payload_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1095.23-1095.57"
          }
        },
        "cpu_I.memory_BRANCH_CALC": {
          "hide_name": 0,
          "bits": [ "0", "x", 1459, 1454, 1444, 1420, 1411, 1401, 1390, 1373, 1430, 1817, 1920, 1935, 1942, 1949, 1956, 1963, 1970, 1977, 1984, 1852, 1860, 1867, 1874, 1881, 1888, 1895, 1902, 1909, 1916, 1931 ],
          "attributes": {
            "hdlname": "cpu_I memory_BRANCH_CALC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:757.23-757.41"
          }
        },
        "cpu_I.memory_BRANCH_DO": {
          "hide_name": 0,
          "bits": [ 4893 ],
          "attributes": {
            "hdlname": "cpu_I memory_BRANCH_DO",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:758.23-758.39"
          }
        },
        "cpu_I.memory_BYPASSABLE_MEMORY_STAGE": {
          "hide_name": 0,
          "bits": [ 4894 ],
          "attributes": {
            "hdlname": "cpu_I memory_BYPASSABLE_MEMORY_STAGE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:772.23-772.53"
          }
        },
        "cpu_I.memory_DivPlugin_accumulator": {
          "hide_name": 0,
          "bits": [ 2719, 2667, 2684, 2689, 2694, 2699, 2704, 2709, 2717, 2652, 2711, 2721, 2726, 2731, 2736, 2741, 2746, 2749, 2601, 2610, 2615, 2620, 2625, 2630, 2635, 2640, 2645, 2650, 2662, 2674, 2679, 2751, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_accumulator",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1218.23-1218.51"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext": {
          "hide_name": 0,
          "bits": [ 5131, 5129, 5127, 5125, 5123, 5121 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_div_counter_valueNext",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1223.23-1223.61"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 5135 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 5134, "0", 5130, 5137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 5137 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 5128, 5130, 5140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 5139 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 5136 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 5122, 5124, 5126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_counter_valueNext_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5133 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4121.49-4121.94|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_done": {
          "hide_name": 0,
          "bits": [ 5142 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_div_done",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1227.23-1227.48"
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 5141 ],
          "attributes": {
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 5142, 5132, 5138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5143 ],
          "attributes": {
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4134, 4135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_done_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 5089 ],
          "attributes": {
          }
        },
        "cpu_I.memory_DivPlugin_div_needRevert": {
          "hide_name": 0,
          "bits": [ 2604 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_div_needRevert",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1220.23-1220.54"
          }
        },
        "cpu_I.memory_DivPlugin_div_needRevert_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 5144 ],
          "attributes": {
          }
        },
        "cpu_I.memory_DivPlugin_div_needRevert_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 964, 4150, 3987, 5145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_result": {
          "hide_name": 0,
          "bits": [ 3177, 3232, 3194, 3079, 3083, 3162, 3229, 3244, 3182, 3249, 3237, 3254, 3259, 3264, 3269, 3086, 3097, 3102, 3109, 3116, 3123, 3220, 3130, 3213, 3137, 3144, 3151, 3165, 3206, 3201, 3187, 3170 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_div_result",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1228.23-1228.50"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outNumerator": {
          "hide_name": 0,
          "bits": [ 7069, 2720, 2668, 2685, 2690, 2695, 2700, 2705, 2710, 2718, 2653, 2712, 2722, 2727, 2732, 2737, 2742, 2747, 2750, 2603, 2611, 2616, 2621, 2626, 2631, 2636, 2641, 2646, 2651, 2663, 2675, 2680 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_div_stage_0_outNumerator",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1233.23-1233.64",
            "unused_bits": "0 "
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder": {
          "hide_name": 0,
          "bits": [ 5114, 5113, 5111, 5110, 5109, 5108, 5107, 5106, 5105, 5104, 5103, 5102, 5100, 5099, 5098, 5097, 5096, 5095, 5094, 5093, 5092, 5091, 5120, 5119, 5118, 5117, 5116, 5115, 5112, 5101, 5090, 5088 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_div_stage_0_outRemainder",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1232.23-1232.64"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2752, 5150, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2601, 5152, 5153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 5153 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2610, 5157, 5158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 5158 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2615, 5160, 5161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 5161 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 5164 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2625, 5165, 5166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 5166 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2630, 5168, 5169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 5169 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2635, 5171, 5172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 5172 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2640, 5174, 5175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 5175 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2645, 5177, 5178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 5178 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2652, 5148, 5149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 5149 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2650, 5183, 5184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 5184 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2719, 5186, 5187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 5187 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2662, 5189, 5190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 5190 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2674, 5192, 5193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 5193 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2679, 5195, 5196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 5196 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 5198 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_24_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4104, 2620, 5163, 5164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2667, 5200, 5201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 5201 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2684, 5203, 5204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 5204 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2689, 5206, 5207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 5207 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2694, 5209, 5210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 5210 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2699, 5212, 5213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 5213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2711, 5181, 5182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 5182 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2704, 5218, 5219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 5219 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2709, 5221, 5222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 5222 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2721, 5216, 5217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 5217 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2726, 5225, 5226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 5226 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2731, 5228, 5229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 5229 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2736, 5231, 5232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 5232 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2741, 5234, 5235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 5235 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2746, 5237, 5238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 5238 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2749, 5156, 5155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 5155 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4104, 2717, 5146, 5147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_outRemainder_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5147 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:4130.68-4130.124|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_DivPlugin_div_stage_0_remainderShifted": {
          "hide_name": 0,
          "bits": [ 2752, 2719, 2667, 2684, 2689, 2694, 2699, 2704, 2709, 2717, 2652, 2711, 2721, 2726, 2731, 2736, 2741, 2746, 2749, 2601, 2610, 2615, 2620, 2625, 2630, 2635, 2640, 2645, 2650, 2662, 2674, 2679, 2751 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_div_stage_0_remainderShifted",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1230.23-1230.68"
          }
        },
        "cpu_I.memory_DivPlugin_frontendOk": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_frontendOk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1219.23-1219.50"
          }
        },
        "cpu_I.memory_DivPlugin_rs1": {
          "hide_name": 0,
          "bits": [ 2720, 2668, 2685, 2690, 2695, 2700, 2705, 2710, 2718, 2653, 2712, 2722, 2727, 2732, 2737, 2742, 2747, 2750, 2603, 2611, 2616, 2621, 2626, 2631, 2636, 2641, 2646, 2651, 2663, 2675, 2680, 2752, "x" ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_rs1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1216.23-1216.43"
          }
        },
        "cpu_I.memory_DivPlugin_rs2": {
          "hide_name": 0,
          "bits": [ 5151, 5188, 5202, 5205, 5208, 5211, 5214, 5220, 5223, 5241, 5180, 5215, 5224, 5227, 5230, 5233, 5236, 5239, 5240, 5154, 5159, 5162, 5199, 5167, 5170, 5173, 5176, 5179, 5185, 5191, 5194, 5197 ],
          "attributes": {
            "hdlname": "cpu_I memory_DivPlugin_rs2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1217.23-1217.43"
          }
        },
        "cpu_I.memory_ENV_CTRL": {
          "hide_name": 0,
          "bits": [ 4907, 4906 ],
          "attributes": {
            "hdlname": "cpu_I memory_ENV_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:751.20-751.35"
          }
        },
        "cpu_I.memory_INSTRUCTION": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", 4913, "x", 4900, 4896, 4899, 4902, 4901, 3424, 2602, 3423, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 4451, 4450, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I memory_INSTRUCTION",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:771.23-771.41"
          }
        },
        "cpu_I.memory_IS_DIV": {
          "hide_name": 0,
          "bits": [ 4908 ],
          "attributes": {
            "hdlname": "cpu_I memory_IS_DIV",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:741.23-741.36"
          }
        },
        "cpu_I.memory_IS_MUL": {
          "hide_name": 0,
          "bits": [ 4909 ],
          "attributes": {
            "hdlname": "cpu_I memory_IS_MUL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:731.23-731.36"
          }
        },
        "cpu_I.memory_MEMORY_ADDRESS_LOW": {
          "hide_name": 0,
          "bits": [ 4911, 4910 ],
          "attributes": {
            "hdlname": "cpu_I memory_MEMORY_ADDRESS_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:680.23-680.48"
          }
        },
        "cpu_I.memory_MEMORY_ENABLE": {
          "hide_name": 0,
          "bits": [ 4912 ],
          "attributes": {
            "hdlname": "cpu_I memory_MEMORY_ENABLE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:828.23-828.43"
          }
        },
        "cpu_I.memory_MEMORY_READ_DATA": {
          "hide_name": 0,
          "bits": [ 822, 786, 840, 831, 828, 825, 816, 783, 750, 747, 819, 813, 810, 807, 804, 801, 798, 795, 792, 789, 780, 777, 774, 771, 768, 765, 762, 759, 756, 753, 837, 834 ],
          "attributes": {
            "hdlname": "cpu_I memory_MEMORY_READ_DATA",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:672.23-672.46"
          }
        },
        "cpu_I.memory_MEMORY_STORE": {
          "hide_name": 0,
          "bits": [ 4913 ],
          "attributes": {
            "hdlname": "cpu_I memory_MEMORY_STORE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:827.23-827.42"
          }
        },
        "cpu_I.memory_MMU_FAULT": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I memory_MMU_FAULT",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:817.23-817.39"
          }
        },
        "cpu_I.memory_MMU_RSP_refilling": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I memory_MMU_RSP_refilling",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:824.23-824.47"
          }
        },
        "cpu_I.memory_MUL_HH": {
          "hide_name": 0,
          "bits": [ 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4922, 4921, 4920, 4919, 4918, 4917, 4930, 4929, 4928, 4927, 4926, 4925, 4924, 4923, 4916, 4915, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I memory_MUL_HH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:736.23-736.36"
          }
        },
        "cpu_I.memory_MUL_HL": {
          "hide_name": 0,
          "bits": [ 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4959, 4958, 4957, 4956, 4955, 4954, 4953, 4952, 4967, 4966, 4965, 4964, 4963, 4962, 4961, 4960, 4951, 4950 ],
          "attributes": {
            "hdlname": "cpu_I memory_MUL_HL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:745.23-745.36"
          }
        },
        "cpu_I.memory_MUL_LH": {
          "hide_name": 0,
          "bits": [ 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 4995, 4994, 4993, 4992, 4991, 4990, 4989, 5003, 5002, 5001, 5000, 4999, 4998, 4997, 4996, 4988, 4987, 4987 ],
          "attributes": {
            "hdlname": "cpu_I memory_MUL_LH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:746.23-746.36"
          }
        },
        "cpu_I.memory_MUL_LL": {
          "hide_name": 0,
          "bits": [ 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056 ],
          "attributes": {
            "hdlname": "cpu_I memory_MUL_LL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:747.23-747.36"
          }
        },
        "cpu_I.memory_MUL_LOW": {
          "hide_name": 0,
          "bits": [ 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5354, 5296, 5340, 5358, 5362, 5366, 5370, 5374, 5375, 5252, 5259, 5263, 5267, 5271, 5275, 5279, 5283, 5287, 5245, 5291, 5300, 5304, 5308, 5312, 5316, 5320, 5324, 5328, 5332, 5336, 5344, 5348, 5352, 5353, 5248, 5248 ],
          "attributes": {
            "hdlname": "cpu_I memory_MUL_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:687.23-687.37"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ "0", 5249, 5250, 5251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 5251 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ "0", 5256, 5257, 5258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 5258 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ "0", 5260, 5261, 5262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 5262 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ "0", 5264, 5265, 5266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 5266 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ "0", 5268, 5269, 5270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 5270 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ "0", 5272, 5273, 5274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 5274 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ "0", 5276, 5277, 5278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 5278 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ "0", 5280, 5281, 5282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 5282 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ "0", 5284, 5285, 5286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 5286 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ "0", 5288, 5289, 5290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 5290 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 4987, 5246, 4950, 5247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 5247 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ "0", 5297, 5298, 5299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 5299 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ "0", 5301, 5302, 5303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 5303 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ "0", 5305, 5306, 5307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 5307 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ "0", 5309, 5310, 5311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 5311 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_24_I1": {
          "hide_name": 0,
          "bits": [ "0", 5313, 5314, 5315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 5315 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_25_I1": {
          "hide_name": 0,
          "bits": [ "0", 5317, 5318, 5319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 5319 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_26_I1": {
          "hide_name": 0,
          "bits": [ "0", 5321, 5322, 5323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 5323 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_27_I1": {
          "hide_name": 0,
          "bits": [ "0", 5325, 5326, 5327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 5327 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_28_I1": {
          "hide_name": 0,
          "bits": [ "0", 5329, 5330, 5331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 5331 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_29_I1": {
          "hide_name": 0,
          "bits": [ "0", 5333, 5334, 5335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 5335 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ "0", 5294, 5295, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_30_I1": {
          "hide_name": 0,
          "bits": [ "0", 5341, 5342, 5343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 5343 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_31_I1": {
          "hide_name": 0,
          "bits": [ "0", 5345, 5346, 5347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 5347 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_32_I1": {
          "hide_name": 0,
          "bits": [ "0", 5349, 5350, 5351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_32_I3": {
          "hide_name": 0,
          "bits": [ 5351 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_33_I2": {
          "hide_name": 0,
          "bits": [ "0", 5246, 5293, 5292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_33_I3": {
          "hide_name": 0,
          "bits": [ 5292 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ "0", 5337, 5338, 5339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 5339 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ "0", 5355, 5356, 5357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 5357 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ "0", 5359, 5360, 5361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 5361 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ "0", 5363, 5364, 5365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 5365 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ "0", 5367, 5368, 5369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 5369 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ "0", 5371, 5372, 5373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 5373 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ "0", 5254, 5255, 5253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 5253 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 5242, 5243, 5244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_MUL_LOW_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5244 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "cpu_I.memory_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 5080, 5079, 5078, 5077, 5076, 5075, 5074, 5073, 5072, 5071, 5069, 5068, 5067, 5066, 5065, 5064, 5063, 5062, 5061, 5060, 5087, 5086, 5085, 5084, 5083, 5082, 5081, 5070, 5059, 5058 ],
          "attributes": {
            "hdlname": "cpu_I memory_PC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:825.23-825.32"
          }
        },
        "cpu_I.memory_REGFILE_WRITE_DATA": {
          "hide_name": 0,
          "bits": [ 3180, 3235, 3197, 3274, 3158, 3227, 3242, 3247, 3185, 3252, 3240, 3257, 3262, 3267, 3272, 3089, 3100, 3105, 3112, 3119, 3126, 3223, 3133, 3216, 3140, 3147, 3154, 3168, 3209, 3204, 3190, 3173 ],
          "attributes": {
            "hdlname": "cpu_I memory_REGFILE_WRITE_DATA",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:826.23-826.48"
          }
        },
        "cpu_I.memory_REGFILE_WRITE_VALID": {
          "hide_name": 0,
          "bits": [ 4895 ],
          "attributes": {
            "hdlname": "cpu_I memory_REGFILE_WRITE_VALID",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:770.23-770.49"
          }
        },
        "cpu_I.memory_SHIFT_CTRL": {
          "hide_name": 0,
          "bits": [ 3096, 3095 ],
          "attributes": {
            "hdlname": "cpu_I memory_SHIFT_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:778.20-778.37"
          }
        },
        "cpu_I.memory_SHIFT_RIGHT": {
          "hide_name": 0,
          "bits": [ 3176, 3193, 3200, 3212, 3161, 3157, 3150, 3143, 3219, 3136, 3226, 3129, 3122, 3115, 3108, 3094, 3093, 3107, 3114, 3121, 3128, 3225, 3135, 3218, 3142, 3149, 3156, 3160, 3211, 3199, 3192, 3175 ],
          "attributes": {
            "hdlname": "cpu_I memory_SHIFT_RIGHT",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:776.23-776.41"
          }
        },
        "cpu_I.memory_arbitration_flushIt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I memory_arbitration_flushIt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:880.23-880.49"
          }
        },
        "cpu_I.memory_arbitration_haltByOther": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I memory_arbitration_haltByOther",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:878.23-878.53"
          }
        },
        "cpu_I.memory_arbitration_haltItself": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "hdlname": "cpu_I memory_arbitration_haltItself",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:877.23-877.52"
          }
        },
        "cpu_I.memory_arbitration_isStuck": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "hdlname": "cpu_I memory_arbitration_isStuck",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:883.23-883.49"
          }
        },
        "cpu_I.memory_arbitration_isStuckByOthers": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I memory_arbitration_isStuckByOthers",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:884.23-884.57"
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL": {
          "hide_name": 0,
          "bits": [ 5377, 5376 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_ENV_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1296.20-1296.48"
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1154, 4449, 1365, 5378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5379, 5380, 1020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1534, 1325, 1475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_to_writeBack_ENV_CTRL_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1239, 1240, 1241, 5381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_to_writeBack_INSTRUCTION": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 2268, 2267, 2266, 2265, 2264, 7158, 7159, 7100, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 7160, 7161, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_INSTRUCTION",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1268.23-1268.54",
            "unused_bits": "12 13 14 28 29"
          }
        },
        "cpu_I.memory_to_writeBack_IS_MUL": {
          "hide_name": 0,
          "bits": [ 5382 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_IS_MUL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1253.23-1253.49"
          }
        },
        "cpu_I.memory_to_writeBack_IS_MUL_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3400, 3316, 3296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_ADDRESS_LOW": {
          "hide_name": 0,
          "bits": [ 3386, 3385 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_MEMORY_ADDRESS_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1304.23-1304.61"
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_ENABLE": {
          "hide_name": 0,
          "bits": [ 5383 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_MEMORY_ENABLE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1250.23-1250.56"
          }
        },
        "cpu_I.memory_to_writeBack_MEMORY_READ_DATA": {
          "hide_name": 0,
          "bits": [ 3571, 3495, 3482, 3472, 3459, 3441, 3633, 3635, 3398, 3384, 3486, 3470, 3457, 3444, 3518, 3425, 3413, 3498, 3485, 3471, 3458, 3446, 3607, 3616, 3397, 3303, 3319, 3327, 3336, 3345, 3354, 3363 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_MEMORY_READ_DATA",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1309.23-1309.59"
          }
        },
        "cpu_I.memory_to_writeBack_MUL_HH": {
          "hide_name": 0,
          "bits": [ 3494, 3481, 3469, 3456, 3440, 3436, 3412, 3395, 3381, 3377, 3547, 3537, 3527, 3516, 3507, 3422, 3418, 3553, 3578, 3586, 3594, 3602, 3611, 3620, 3314, 3311, 3323, 3331, 3340, 3349, 3358, 3367, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_MUL_HH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1242.23-1242.49"
          }
        },
        "cpu_I.memory_to_writeBack_MUL_LOW": {
          "hide_name": 0,
          "bits": [ 3569, 3491, 3477, 3465, 3452, 3433, 3631, 3408, 3391, 3374, 3562, 3543, 3533, 3523, 3512, 3503, 3415, 3550, 3575, 3584, 3592, 3600, 3609, 3618, 3626, 3307, 3321, 3329, 3338, 3347, 3356, 3365, 3493, 3480, 3468, 3455, 3439, 3435, 3411, 3394, 3380, 3376, 3546, 3536, 3526, 3515, 3506, 3421, 3417, 3552, 3577, 3310 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_MUL_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1298.23-1298.50"
          }
        },
        "cpu_I.memory_to_writeBack_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 2841, 2805, 2827, 2829, 2831, 2833, 3976, 2836, 2838, 2840, 2786, 2788, 2790, 2792, 2794, 2796, 2798, 2800, 2802, 2804, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_PC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1284.23-1284.45"
          }
        },
        "cpu_I.memory_to_writeBack_REGFILE_WRITE_VALID": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
            "hdlname": "cpu_I memory_to_writeBack_REGFILE_WRITE_VALID",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1281.23-1281.62"
          }
        },
        "cpu_I.reset": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "cpu_I reset",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:365.23-365.28"
          }
        },
        "cpu_I.softwareInterrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I softwareInterrupt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:339.23-339.40"
          }
        },
        "cpu_I.timerInterrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I timerInterrupt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:338.23-338.37"
          }
        },
        "cpu_I.writeBack_DBusSimplePlugin_rspShifted": {
          "hide_name": 0,
          "bits": [ 7162, 7163, 7164, 7165, 7166, 7167, 7168, 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176, 7177, 3413, 3498, 3485, 3471, 3458, 3446, 3607, 3616, 3397, 3303, 3319, 3327, 3336, 3345, 3354, 3363 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_DBusSimplePlugin_rspShifted",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1067.23-1067.60",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "cpu_I.writeBack_ENV_CTRL": {
          "hide_name": 0,
          "bits": [ 5377, 5376 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_ENV_CTRL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:755.20-755.38"
          }
        },
        "cpu_I.writeBack_INSTRUCTION": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 2268, 2267, 2266, 2265, 2264, 7178, 7179, 7100, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 7180, 7181, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_INSTRUCTION",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:854.23-854.44",
            "unused_bits": "12 13 14 28 29"
          }
        },
        "cpu_I.writeBack_IS_MUL": {
          "hide_name": 0,
          "bits": [ 5382 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_IS_MUL",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:742.23-742.39"
          }
        },
        "cpu_I.writeBack_MEMORY_ADDRESS_LOW": {
          "hide_name": 0,
          "bits": [ 3386, 3385 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_MEMORY_ADDRESS_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:815.23-815.51"
          }
        },
        "cpu_I.writeBack_MEMORY_ENABLE": {
          "hide_name": 0,
          "bits": [ 5383 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_MEMORY_ENABLE",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:814.23-814.46"
          }
        },
        "cpu_I.writeBack_MEMORY_READ_DATA": {
          "hide_name": 0,
          "bits": [ 3571, 3495, 3482, 3472, 3459, 3441, 3633, 3635, 3398, 3384, 3486, 3470, 3457, 3444, 3518, 3425, 3413, 3498, 3485, 3471, 3458, 3446, 3607, 3616, 3397, 3303, 3319, 3327, 3336, 3345, 3354, 3363 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_MEMORY_READ_DATA",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:816.23-816.49"
          }
        },
        "cpu_I.writeBack_MUL_HH": {
          "hide_name": 0,
          "bits": [ 3494, 3481, 3469, 3456, 3440, 3436, 3412, 3395, 3381, 3377, 3547, 3537, 3527, 3516, 3507, 3422, 3418, 3553, 3578, 3586, 3594, 3602, 3611, 3620, 3314, 3311, 3323, 3331, 3340, 3349, 3358, 3367, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_MUL_HH",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:743.23-743.39"
          }
        },
        "cpu_I.writeBack_MUL_LOW": {
          "hide_name": 0,
          "bits": [ 3569, 3491, 3477, 3465, 3452, 3433, 3631, 3408, 3391, 3374, 3562, 3543, 3533, 3523, 3512, 3503, 3415, 3550, 3575, 3584, 3592, 3600, 3609, 3618, 3626, 3307, 3321, 3329, 3338, 3347, 3356, 3365, 3493, 3480, 3468, 3455, 3439, 3435, 3411, 3394, 3380, 3376, 3546, 3536, 3526, 3515, 3506, 3421, 3417, 3552, 3577, 3310 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_MUL_LOW",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:744.23-744.40"
          }
        },
        "cpu_I.writeBack_MulPlugin_result": {
          "hide_name": 0,
          "bits": [ 3569, 3491, 3477, 3465, 3452, 3433, 3631, 3408, 3391, 3374, 3562, 3543, 3533, 3523, 3512, 3503, 3415, 3550, 3575, 3584, 3592, 3600, 3609, 3618, 3626, 3307, 3321, 3329, 3338, 3347, 3356, 3365, 7182, 7183, 7184, 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192, 7193, 7194, 7195, 7196, 7197, 7198, 7199, 7200, 7201, 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209, 7210, 7211, 7212, 7213, "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_MulPlugin_result",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:1215.23-1215.49",
            "unused_bits": "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
          }
        },
        "cpu_I.writeBack_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 2841, 2805, 2827, 2829, 2831, 2833, 3976, 2836, 2838, 2840, 2786, 2788, 2790, 2792, 2794, 2796, 2798, 2800, 2802, 2804, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_PC",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:853.23-853.35"
          }
        },
        "cpu_I.writeBack_REGFILE_WRITE_VALID": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
            "hdlname": "cpu_I writeBack_REGFILE_WRITE_VALID",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:773.23-773.52"
          }
        },
        "cpu_I.writeBack_arbitration_flushIt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_flushIt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:891.23-891.52"
          }
        },
        "cpu_I.writeBack_arbitration_haltByOther": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_haltByOther",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:889.23-889.56"
          }
        },
        "cpu_I.writeBack_arbitration_haltItself": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_haltItself",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:888.23-888.55"
          }
        },
        "cpu_I.writeBack_arbitration_isFlushed": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_isFlushed",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:896.23-896.54"
          }
        },
        "cpu_I.writeBack_arbitration_isMoving": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_isMoving",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:897.23-897.53"
          }
        },
        "cpu_I.writeBack_arbitration_isStuck": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_isStuck",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:894.23-894.52"
          }
        },
        "cpu_I.writeBack_arbitration_isStuckByOthers": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_isStuckByOthers",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:895.23-895.60"
          }
        },
        "cpu_I.writeBack_arbitration_removeIt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I writeBack_arbitration_removeIt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/VexRiscv.v:890.23-890.53"
          }
        },
        "d_wb_adr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718, 720, 722, 724, 726, 728, 730, 687, 689, 894, 893, "x", "x", 736, 735 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:78.14-78.22"
          }
        },
        "d_wb_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:83.14-83.22"
          }
        },
        "d_wb_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:84.14-84.22"
          }
        },
        "d_wb_dat_miso": {
          "hide_name": 0,
          "bits": [ 822, 786, 840, 831, 828, 825, 816, 783, 750, 747, 819, 813, 810, 807, 804, 801, 798, 795, 792, 789, 780, 777, 774, 771, 768, 765, 762, 759, 756, 753, 837, 834 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:79.14-79.27"
          }
        },
        "d_wb_dat_mosi": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:80.14-80.27"
          }
        },
        "d_wb_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:82.14-82.22"
          }
        },
        "d_wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:77.14-77.21"
          }
        },
        "hdmi_b": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:21.20-21.26"
          }
        },
        "hdmi_clk": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:25.20-25.28"
          }
        },
        "hdmi_de": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:24.20-24.27"
          }
        },
        "hdmi_g": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:20.20-20.26"
          }
        },
        "hdmi_hsync": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:22.20-22.30"
          }
        },
        "hdmi_r": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:19.20-19.26"
          }
        },
        "hdmi_vsync": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:23.20-23.30"
          }
        },
        "i_axi_ar_payload_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 700, 698, 696, 694, 692, 717, 715, 713, 711, 683, 686, 709, 719, 721, 723, 725, 727, 729, 731, 688, 690, 1566, 1565, 1564, 1560, 737, 1559 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:63.14-63.35"
          }
        },
        "i_axi_ar_payload_burst": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:65.14-65.36"
          }
        },
        "i_axi_ar_payload_cache": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:66.14-66.36"
          }
        },
        "i_axi_ar_payload_len": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:64.14-64.34"
          }
        },
        "i_axi_ar_payload_prot": {
          "hide_name": 0,
          "bits": [ "0", "1", "1" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:67.14-67.35"
          }
        },
        "i_axi_ar_valid": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:61.14-61.28"
          }
        },
        "i_axi_r_payload_data": {
          "hide_name": 0,
          "bits": [ 821, 785, 839, 830, 827, 824, 815, 782, 749, 746, 818, 812, 809, 806, 803, 800, 797, 794, 791, 788, 779, 776, 773, 770, 767, 764, 761, 758, 755, 752, 836, 833 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:70.14-70.34"
          }
        },
        "i_axi_r_payload_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:72.14-72.34"
          }
        },
        "i_axi_r_payload_resp": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:71.14-71.34"
          }
        },
        "i_axi_r_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:69.14-69.27"
          }
        },
        "i_axi_r_valid": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:68.14-68.27"
          }
        },
        "memctrl_I.cf_dih": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699 ],
          "attributes": {
            "hdlname": "memctrl_I cf_dih",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:219.14-219.20"
          }
        },
        "memctrl_I.cf_dil": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "memctrl_I cf_dil",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:220.14-220.20"
          }
        },
        "memctrl_I.cf_wren": {
          "hide_name": 0,
          "bits": [ 5385 ],
          "attributes": {
            "hdlname": "memctrl_I cf_wren",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:221.14-221.21"
          }
        },
        "memctrl_I.cf_wren_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 5384 ],
          "attributes": {
          }
        },
        "memctrl_I.cf_wren_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5391 ],
          "attributes": {
          }
        },
        "memctrl_I.cf_wren_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 5389, 5386, 5390, 5396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "memctrl_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:72.13-72.16"
          }
        },
        "memctrl_I.cmd_len_rom[0]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[10]": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[10]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[11]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[11]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[12]": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[12]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[13]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[13]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[14]": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[14]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[15]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[15]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[1]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[2]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[3]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[4]": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[4]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[5]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[5]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[6]": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[6]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[7]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[7]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[8]": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[8]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.cmd_len_rom[9]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "memctrl_I cmd_len_rom[9]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:528.12-528.23"
          }
        },
        "memctrl_I.dly_si_dst.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_dst clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:52.14-52.17"
          }
        },
        "memctrl_I.dly_si_dst.d": {
          "hide_name": 0,
          "bits": [ 5399, 5397 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_dst d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:50.26-50.27"
          }
        },
        "memctrl_I.dly_si_dst.dl[0]": {
          "hide_name": 0,
          "bits": [ 5400, 5398 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_dst dl[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:56.18-56.20"
          }
        },
        "memctrl_I.dly_si_dst.dl[1]": {
          "hide_name": 0,
          "bits": [ 5402, 5401 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_dst dl[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:56.18-56.20"
          }
        },
        "memctrl_I.dly_si_dst.dl[2]": {
          "hide_name": 0,
          "bits": [ 640, 646 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_dst dl[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:56.18-56.20"
          }
        },
        "memctrl_I.dly_si_dst.dl[3]": {
          "hide_name": 0,
          "bits": [ 641, 230 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_dst dl[3]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:56.18-56.20"
          }
        },
        "memctrl_I.dly_si_dst.q": {
          "hide_name": 0,
          "bits": [ 641, 230 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_dst q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:51.26-51.27"
          }
        },
        "memctrl_I.dly_si_mode.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_mode clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:23.14-23.17"
          }
        },
        "memctrl_I.dly_si_mode.d": {
          "hide_name": 0,
          "bits": [ 5404 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_mode d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:21.14-21.15"
          }
        },
        "memctrl_I.dly_si_mode.dl": {
          "hide_name": 0,
          "bits": [ 5408, 5406, 5407, 5409 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_mode dl",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:26.18-26.20"
          }
        },
        "memctrl_I.dly_si_mode.q": {
          "hide_name": 0,
          "bits": [ 5409 ],
          "attributes": {
            "hdlname": "memctrl_I dly_si_mode q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:22.14-22.15"
          }
        },
        "memctrl_I.ectl_cs": {
          "hide_name": 0,
          "bits": [ 5413, 5411 ],
          "attributes": {
            "hdlname": "memctrl_I ectl_cs",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:241.14-241.21"
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 5412 ],
          "attributes": {
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 5410 ],
          "attributes": {
          }
        },
        "memctrl_I.ectl_cs_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 70, 5411, 5414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.ectl_grant": {
          "hide_name": 0,
          "bits": [ 5389 ],
          "attributes": {
            "hdlname": "memctrl_I ectl_grant",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:243.14-243.24"
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 155, 5420, 5419, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.ectl_grant_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 193, 5421, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.ectl_idle": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "hdlname": "memctrl_I ectl_idle",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:244.14-244.23"
          }
        },
        "memctrl_I.ectl_req": {
          "hide_name": 0,
          "bits": [ 5423 ],
          "attributes": {
            "hdlname": "memctrl_I ectl_req",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:242.14-242.22"
          }
        },
        "memctrl_I.ectl_req_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 5422 ],
          "attributes": {
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.ce": {
          "hide_name": 0,
          "bits": [ "x", 5392, "x" ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I ce",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:38.20-38.22"
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.ce_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127, 5393, 5424, 463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:31.14-31.17"
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.data[0]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I data[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:40.20-40.24"
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.data[2]": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110, 706, 704, 701, 699 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I data[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:40.20-40.24"
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:32.14-32.17"
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.valid": {
          "hide_name": 0,
          "bits": [ "1", 7214, "0" ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:39.20-39.25",
            "unused_bits": "1 "
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.wr_data": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110, 706, 704, 701, 699 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:23.26-23.33"
          }
        },
        "memctrl_I.genblk1.cmd_fifo_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 5385 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.cmd_fifo_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:24.14-24.20"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.ce": {
          "hide_name": 0,
          "bits": [ "x", 644, "x" ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I ce",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:38.20-38.22"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.ce_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 645, 642, 5425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:31.14-31.17"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.data[0]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I data[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:40.20-40.24"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.data[1]": {
          "hide_name": 0,
          "bits": [ 7215, 7216, 7217, 5440, 7218, 7219, 5439, 5437, 5436, 5435, 7220, 7221, 5434, 7222, 7223, 7224, 5433, 5432, 5431, 5430, 5429, 5428, 5447, 5446, 5445, 5444, 5443, 5442, 5441, 5438, 5427, 5426 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I data[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:40.20-40.24",
            "unused_bits": "0 1 2 4 5 10 11 13 14 15"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.data[2]": {
          "hide_name": 0,
          "bits": [ 218, 217, 216, 225, 273, 272, 271, 280, 222, 221, 220, 219, 277, 276, 275, 274, 211, 210, 224, 223, 266, 265, 279, 278, 215, 214, 213, 212, 270, 269, 268, 267 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I data[2]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:40.20-40.24"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.rd_data": {
          "hide_name": 0,
          "bits": [ 7215, 7216, 7217, 5440, 7218, 7219, 5439, 5437, 5436, 5435, 7220, 7221, 5434, 7222, 7223, 7224, 5433, 5432, 5431, 5430, 5429, 5428, 5447, 5446, 5445, 5444, 5443, 5442, 5441, 5438, 5427, 5426 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:27.26-27.33",
            "unused_bits": "0 1 2 4 5 10 11 13 14 15"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:32.14-32.17"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.stage[1].l_data": {
          "hide_name": 0,
          "bits": [ 7215, 7216, 7217, 5440, 7218, 7219, 5439, 5437, 5436, 5435, 7220, 7221, 5434, 7222, 7223, 7224, 5433, 5432, 5431, 5430, 5429, 5428, 5447, 5446, 5445, 5444, 5443, 5442, 5441, 5438, 5427, 5426 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I stage[1].l_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:53.20-53.26",
            "unused_bits": "0 1 2 4 5 10 11 13 14 15"
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.valid": {
          "hide_name": 0,
          "bits": [ "1", 7225, "0" ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:39.20-39.25",
            "unused_bits": "1 "
          }
        },
        "memctrl_I.genblk1.rsp_fifo_I.wr_data": {
          "hide_name": 0,
          "bits": [ 218, 217, 216, 225, 273, 272, 271, 280, 222, 221, 220, 219, 277, 276, 275, 274, 211, 210, 224, 223, 266, 265, 279, 278, 215, 214, 213, 212, 270, 269, 268, 267 ],
          "attributes": {
            "hdlname": "memctrl_I genblk1.rsp_fifo_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_shift.v:23.26-23.33"
          }
        },
        "memctrl_I.mi_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 152, 153, 154, 155, 156, 157, 158, 159, 160, 6923, 6924, 6925, 6926, 6927, 6928, 6929, 6930, 6931, 6932 ],
          "attributes": {
            "hdlname": "memctrl_I mi_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:49.21-49.28",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23"
          }
        },
        "memctrl_I.mi_addr_cs": {
          "hide_name": 0,
          "bits": [ 6933, 6934 ],
          "attributes": {
            "hdlname": "memctrl_I mi_addr_cs",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:48.21-48.31",
            "unused_bits": "0 1"
          }
        },
        "memctrl_I.mi_len": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I mi_len",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:50.21-50.27"
          }
        },
        "memctrl_I.mi_rdata": {
          "hide_name": 0,
          "bits": [ 218, 217, 216, 225, 273, 272, 271, 280, 222, 221, 220, 219, 277, 276, 275, 274, 211, 210, 224, 223, 266, 265, 279, 278, 215, 214, 213, 212, 270, 269, 268, 267 ],
          "attributes": {
            "hdlname": "memctrl_I mi_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:59.21-59.29"
          }
        },
        "memctrl_I.mi_ready": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "hdlname": "memctrl_I mi_ready",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:53.21-53.29"
          }
        },
        "memctrl_I.mi_rlast": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "hdlname": "memctrl_I mi_rlast",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:61.21-61.29"
          }
        },
        "memctrl_I.mi_rstb": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "hdlname": "memctrl_I mi_rstb",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:60.21-60.28"
          }
        },
        "memctrl_I.mi_spi_cmd": {
          "hide_name": 0,
          "bits": [ 7226, 7227, "0", 7226, "0", 7228, 7228, 7228 ],
          "attributes": {
            "hdlname": "memctrl_I mi_spi_cmd",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:268.14-268.24",
            "unused_bits": "0 1 3 5 6 7"
          }
        },
        "memctrl_I.mi_wdata": {
          "hide_name": 0,
          "bits": [ 192, 193, 194, 195, 261, 262, 263, 264, 188, 189, 190, 191, 257, 258, 259, 260, 184, 185, 186, 187, 253, 254, 255, 256, 180, 181, 182, 183, 249, 250, 251, 252 ],
          "attributes": {
            "hdlname": "memctrl_I mi_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:55.21-55.29"
          }
        },
        "memctrl_I.mi_wlast": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "hdlname": "memctrl_I mi_wlast",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:57.21-57.29"
          }
        },
        "memctrl_I.pause_cnt": {
          "hide_name": 0,
          "bits": [ 5449, 5455, 5453, 5457 ],
          "attributes": {
            "hdlname": "memctrl_I pause_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:264.14-264.23"
          }
        },
        "memctrl_I.pause_cnt_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 5450 ],
          "attributes": {
          }
        },
        "memctrl_I.pause_last": {
          "hide_name": 0,
          "bits": [ 5457 ],
          "attributes": {
            "hdlname": "memctrl_I pause_last",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:265.14-265.24"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 5458 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5448, 5454, 5452, 5456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 5459 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:517.17-517.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 5389, 127, 5464, 5463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5423, 133, 5460, 5465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 639, 5467, 5469, 5474, 5416, 5472, 5470 ],
          "attributes": {
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 127, 133, 647, 5468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 5461, 127, 5462, 5471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 5389, 127, 5464, 5473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.pause_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127, 5393, 5424, 5466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.phy_clk_o": {
          "hide_name": 0,
          "bits": [ 5947, 5947, 5461, 5461 ],
          "attributes": {
            "hdlname": "memctrl_I phy_clk_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:44.25-44.34"
          }
        },
        "memctrl_I.phy_cs_o": {
          "hide_name": 0,
          "bits": [ 5478, 5476 ],
          "attributes": {
            "hdlname": "memctrl_I phy_cs_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:45.25-45.33"
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 5477 ],
          "attributes": {
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 5475 ],
          "attributes": {
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5476, 5479, 5481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 5482, 5483, 5465, 5484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5413, 5423, 5485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 5486, 5487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5487 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 5488 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "memctrl_I.phy_cs_o_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5489, 5483, 5465, 5923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.phy_io_i": {
          "hide_name": 0,
          "bits": [ 5678, 5680, 5681, 5682, 5679, 5725, 5726, 5727, 5785, 5786, 5787, 5788, 5906, 5907, 5908, 5909 ],
          "attributes": {
            "hdlname": "memctrl_I phy_io_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:41.25-41.33"
          }
        },
        "memctrl_I.phy_io_o": {
          "hide_name": 0,
          "bits": [ 5683, 5686, 5689, 5692, 5729, 5736, 5747, 5685, 5790, 5798, 5804, 5688, 5910, 5913, 5919, 5691 ],
          "attributes": {
            "hdlname": "memctrl_I phy_io_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:42.25-42.33"
          }
        },
        "memctrl_I.phy_io_oe": {
          "hide_name": 0,
          "bits": [ 5702, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "memctrl_I phy_io_oe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:43.25-43.34"
          }
        },
        "memctrl_I.rf_di": {
          "hide_name": 0,
          "bits": [ 218, 217, 216, 225, 273, 272, 271, 280, 222, 221, 220, 219, 277, 276, 275, 274, 211, 210, 224, 223, 266, 265, 279, 278, 215, 214, 213, 212, 270, 269, 268, 267 ],
          "attributes": {
            "hdlname": "memctrl_I rf_di",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:228.14-228.19"
          }
        },
        "memctrl_I.rf_do": {
          "hide_name": 0,
          "bits": [ 7215, 7216, 7217, 5440, 7218, 7219, 5439, 5437, 5436, 5435, 7220, 7221, 5434, 7222, 7223, 7224, 5433, 5432, 5431, 5430, 5429, 5428, 5447, 5446, 5445, 5444, 5443, 5442, 5441, 5438, 5427, 5426 ],
          "attributes": {
            "hdlname": "memctrl_I rf_do",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:232.14-232.19",
            "unused_bits": "0 1 2 4 5 10 11 13 14 15"
          }
        },
        "memctrl_I.rf_overflow": {
          "hide_name": 0,
          "bits": [ 5491 ],
          "attributes": {
            "hdlname": "memctrl_I rf_overflow",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:236.14-236.25"
          }
        },
        "memctrl_I.rf_overflow_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 5490 ],
          "attributes": {
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 5491, 704, 5492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5511, 5505, 5503, 7229, 5501, 5499, 7230, 7231, 7232, 7233, 5509, 5495, 7234, 5493, 5507, 5497 ],
          "attributes": {
            "unused_bits": "3 6 7 8 9 12"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 704, 5496, 645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 5411, 704, 5498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 5413, 704, 5500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 5389, 704, 5502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 5423, 704, 5504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 704, 5506, 645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 704, 5508, 5386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 704, 133, 5510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 704, 5494, 5386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.rf_overflow_clr": {
          "hide_name": 0,
          "bits": [ 5513 ],
          "attributes": {
            "hdlname": "memctrl_I rf_overflow_clr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:237.14-237.29"
          }
        },
        "memctrl_I.rf_overflow_clr_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 5512 ],
          "attributes": {
          }
        },
        "memctrl_I.rf_rden_arm": {
          "hide_name": 0,
          "bits": [ 5515 ],
          "attributes": {
            "hdlname": "memctrl_I rf_rden_arm",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:238.14-238.25"
          }
        },
        "memctrl_I.rf_rden_arm_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 5514 ],
          "attributes": {
          }
        },
        "memctrl_I.rf_rden_arm_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "memctrl_I.rom_cmd_len.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I rom_cmd_len.i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:532.11-532.12"
          }
        },
        "memctrl_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "memctrl_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:73.13-73.16"
          }
        },
        "memctrl_I.shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.chan": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.chan",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:131.11-131.15"
          }
        },
        "memctrl_I.shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.io": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.io",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:131.17-131.19"
          }
        },
        "memctrl_I.shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.shift": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.shift",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:130.19-130.24"
          }
        },
        "memctrl_I.shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.t": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_cmd$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:743$2983.t",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:131.21-131.22"
          }
        },
        "memctrl_I.shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.chan": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.chan",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:152.11-152.15"
          }
        },
        "memctrl_I.shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.io": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.io",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:152.17-152.19"
          }
        },
        "memctrl_I.shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.shift": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.shift",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:151.19-151.24"
          }
        },
        "memctrl_I.shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.t": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I shift2phy_qpi_data$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:745$2984.t",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:152.21-152.22"
          }
        },
        "memctrl_I.shift2phy_spi$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:748$2985.base": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "memctrl_I shift2phy_spi$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:748$2985.base",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:108.19-108.23"
          }
        },
        "memctrl_I.shift2phy_spi$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:748$2985.chan": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "memctrl_I shift2phy_spi$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:748$2985.chan",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:109.11-109.15"
          }
        },
        "memctrl_I.shift2phy_spi$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:748$2985.shift": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "memctrl_I shift2phy_spi$func$/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:748$2985.shift",
            "nosync": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:107.19-107.24"
          }
        },
        "memctrl_I.si_data_n": {
          "hide_name": 0,
          "bits": [ 218, 217, 216, 225, 273, 272, 271, 280, 222, 221, 220, 219, 277, 276, 275, 274, 211, 210, 224, 223, 266, 265, 279, 278, 215, 214, 213, 212, 270, 269, 268, 267 ],
          "attributes": {
            "hdlname": "memctrl_I si_data_n",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:307.14-307.23"
          }
        },
        "memctrl_I.si_dst_1": {
          "hide_name": 0,
          "bits": [ 5399, 5397 ],
          "attributes": {
            "hdlname": "memctrl_I si_dst_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:304.14-304.22"
          }
        },
        "memctrl_I.si_dst_1_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 5550 ],
          "attributes": {
          }
        },
        "memctrl_I.si_dst_1_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 5549 ],
          "attributes": {
          }
        },
        "memctrl_I.si_dst_n": {
          "hide_name": 0,
          "bits": [ 641, 230 ],
          "attributes": {
            "hdlname": "memctrl_I si_dst_n",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:305.14-305.22"
          }
        },
        "memctrl_I.si_mode_0": {
          "hide_name": 0,
          "bits": [ 5404 ],
          "attributes": {
            "hdlname": "memctrl_I si_mode_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:302.14-302.23"
          }
        },
        "memctrl_I.si_mode_nm1": {
          "hide_name": 0,
          "bits": [ 5409 ],
          "attributes": {
            "hdlname": "memctrl_I si_mode_nm1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:303.14-303.25"
          }
        },
        "memctrl_I.so_cnt": {
          "hide_name": 0,
          "bits": [ "1", 5560, 5554, 5556, 5558, 5553 ],
          "attributes": {
            "hdlname": "memctrl_I so_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:297.14-297.20"
          }
        },
        "memctrl_I.so_cnt_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 5555 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "memctrl_I.so_cnt_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 5557 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "memctrl_I.so_cnt_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 5563, 5562, 5561, 5611 ],
          "offset": 2,
          "attributes": {
          }
        },
        "memctrl_I.so_cnt_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 5566, 5424, 5567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_cnt_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5564, 5424, 5565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_data": {
          "hide_name": 0,
          "bits": [ 5592, 5590, 5588, 5586, 5584, 5582, 5580, 5578, 5576, 5574, 5608, 5606, 5604, 5602, 5600, 5598, 5596, 5729, 5790, 5910, 5594, 5736, 5798, 5913, 5572, 5747, 5804, 5919, 5570, 5685, 5688, 5691 ],
          "attributes": {
            "hdlname": "memctrl_I so_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:299.14-299.21"
          }
        },
        "memctrl_I.so_dst": {
          "hide_name": 0,
          "bits": [ 5548, 5552 ],
          "attributes": {
            "hdlname": "memctrl_I so_dst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:296.14-296.20"
          }
        },
        "memctrl_I.so_last": {
          "hide_name": 0,
          "bits": [ 5553 ],
          "attributes": {
            "hdlname": "memctrl_I so_last",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:298.14-298.21"
          }
        },
        "memctrl_I.so_ld_cnt": {
          "hide_name": 0,
          "bits": [ "1", 5559, 7235, 7236, 7237, 7235 ],
          "attributes": {
            "hdlname": "memctrl_I so_ld_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:291.14-291.23",
            "unused_bits": "2 3 4 5"
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 5393, 5615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 5395, 5617, 5609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5619, 5616, 5618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_ld_cnt_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
          }
        },
        "memctrl_I.so_ld_dst": {
          "hide_name": 0,
          "bits": [ "x", 5610 ],
          "attributes": {
            "hdlname": "memctrl_I so_ld_dst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:290.14-290.23"
          }
        },
        "memctrl_I.so_ld_now": {
          "hide_name": 0,
          "bits": [ 5390 ],
          "attributes": {
            "hdlname": "memctrl_I so_ld_now",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:287.14-287.23"
          }
        },
        "memctrl_I.so_mode": {
          "hide_name": 0,
          "bits": [ 5404, 5551 ],
          "attributes": {
            "hdlname": "memctrl_I so_mode",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:295.14-295.21"
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 5403, 5620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:553.3-595.10|/usr/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 5389, 5393, 5395, 5621 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 5393, 5614, 5615, 5616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 5424, 5553, 5568, 5557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:695.14-695.32|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_mode_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 5405 ],
          "attributes": {
          }
        },
        "memctrl_I.so_mode_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 5584, 5622, 5624, 5623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.so_valid": {
          "hide_name": 0,
          "bits": [ 5461 ],
          "attributes": {
            "hdlname": "memctrl_I so_valid",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:294.14-294.22"
          }
        },
        "memctrl_I.so_valid_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 5625 ],
          "attributes": {
          }
        },
        "memctrl_I.so_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 133, 5465, 5417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.state": {
          "hide_name": 0,
          "bits": [ 133, 5395, 5394, 5451, 5389, 5462, 5393 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "memctrl_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 5415 ],
          "attributes": {
            "hdlname": "memctrl_I wb_ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:69.21-69.27"
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 5626 ],
          "attributes": {
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 5627 ],
          "attributes": {
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5386, 5387, 5628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.wb_ack_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 697, 699, 645, 5629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697 ],
          "attributes": {
            "hdlname": "memctrl_I wb_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:64.21-64.28"
          }
        },
        "memctrl_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 5631 ],
          "attributes": {
            "hdlname": "memctrl_I wb_cyc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:68.21-68.27"
          }
        },
        "memctrl_I.wb_cyc_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 5630 ],
          "attributes": {
          }
        },
        "memctrl_I.wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 689, 5632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.wb_cyc_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 689, 687, 5388, 5632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "memctrl_I.wb_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5633 ],
          "attributes": {
          }
        },
        "memctrl_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ 5659, 5658, 5656, 5648, 5655, 5654, 5647, 5645, 5644, 5643, 5653, 5652, 5642, 5651, 5650, 5649, 5641, 5640, 5639, 5638, 5637, 5636, 5665, 5664, 5663, 5662, 5661, 5660, 5657, 5646, 5635, 5634 ],
          "attributes": {
            "hdlname": "memctrl_I wb_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:66.21-66.29"
          }
        },
        "memctrl_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "memctrl_I wb_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:65.21-65.29"
          }
        },
        "memctrl_I.wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "memctrl_I wb_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:67.21-67.26"
          }
        },
        "memctrl_I.wbi_rd_csr": {
          "hide_name": 0,
          "bits": [ 133, 5423, 5389, "0", 5413, 5411, "0", "0", "0", "0", 7238, 7239, "0", 5491, 7240, 7241, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "memctrl_I wbi_rd_csr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:214.14-214.24",
            "unused_bits": "10 11 14 15"
          }
        },
        "memctrl_I.wbi_rd_rf": {
          "hide_name": 0,
          "bits": [ 7215, 7216, 7217, 5440, 7218, 7219, 5439, 5437, 5436, 5435, 7220, 7221, 5434, 7222, 7223, 7224, 5433, 5432, 5431, 5430, 5429, 5428, 5447, 5446, 5445, 5444, 5443, 5442, 5441, 5438, 5427, 5426 ],
          "attributes": {
            "hdlname": "memctrl_I wbi_rd_rf",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:215.14-215.23",
            "unused_bits": "0 1 2 4 5 10 11 13 14 15"
          }
        },
        "memctrl_I.xfer_cnt": {
          "hide_name": 0,
          "bits": [ 654, 653, 656, 659, 662, 665, 652, 120 ],
          "attributes": {
            "hdlname": "memctrl_I xfer_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:260.14-260.22"
          }
        },
        "memctrl_I.xfer_last": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "hdlname": "memctrl_I xfer_last",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:261.14-261.23"
          }
        },
        "mi_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 152, 153, 154, 155, 156, 157, 158, 159, 160, 6923, 6924, 6925, 6926, 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:105.14-105.21",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23"
          }
        },
        "mi_len": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:106.14-106.20"
          }
        },
        "mi_rdata": {
          "hide_name": 0,
          "bits": [ 215, 214, 213, 212, 270, 269, 268, 267, 211, 210, 224, 223, 266, 265, 279, 278, 222, 221, 220, 219, 277, 276, 275, 274, 218, 217, 216, 225, 273, 272, 271, 280 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:117.14-117.22"
          }
        },
        "mi_ready": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:110.14-110.22"
          }
        },
        "mi_rlast": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:119.14-119.22"
          }
        },
        "mi_rstb": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:118.14-118.21"
          }
        },
        "mi_wdata": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 249, 250, 251, 252, 184, 185, 186, 187, 253, 254, 255, 256, 188, 189, 190, 191, 257, 258, 259, 260, 192, 193, 194, 195, 261, 262, 263, 264 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:112.14-112.22"
          }
        },
        "mi_wlast": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:115.14-115.22"
          }
        },
        "phy_I.bit[0].isd_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:23.20-23.26"
          }
        },
        "phy_I.bit[0].isd_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:24.20-24.26"
          }
        },
        "phy_I.bit[0].isd_I.d": {
          "hide_name": 0,
          "bits": [ 5667, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:18.20-18.21"
          }
        },
        "phy_I.bit[0].isd_I.edge_sel": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I edge_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:20.20-20.28"
          }
        },
        "phy_I.bit[0].isd_I.fcap_in[0]": {
          "hide_name": 0,
          "bits": [ 5668, 5669, 5670, 5671 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I fcap_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:46.13-46.20"
          }
        },
        "phy_I.bit[0].isd_I.fcap_out[0]": {
          "hide_name": 0,
          "bits": [ 5673, 5674, 5675, 5676 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I fcap_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[0].isd_I.fcap_out[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I fcap_out[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.din": {
          "hide_name": 0,
          "bits": [ 5667 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.din",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:66.10-66.13"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.edge_active": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.edge_active",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:64.10-64.21"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5667 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5668 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5668 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5669 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5669 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5670 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5670 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5671 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5668 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[0].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5673 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5669 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[1].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5674 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5670 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[2].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5675 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5671 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[3].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5676 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk1[0].fp.genblk4[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[0].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[0].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[0].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5673 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[0].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[0].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5677 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[0].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[1].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5674 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[1].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5678 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[1].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[1].dff_scap_I.q_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 5541, 5540, 5538, 5537, 5536, 5535, 5534, 5533, 5532, 5531, 5530, 5529, 5527, 5526, 5525, 5524, 5523, 5522, 5521, 5520, 5519, 5518, 5547, 5546, 5545, 5544, 5543, 5542, 5539, 5528, 5517, 5516 ],
          "attributes": {
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[2].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[2].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[2].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5675 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[2].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[2].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5680 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[2].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[3].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[3].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[3].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5676 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[3].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[3].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5681 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[3].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[4].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[4].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[4].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5677 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[4].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.genblk2[4].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5682 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.genblk2[4].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.scap_in": {
          "hide_name": 0,
          "bits": [ 5673, 5674, 5675, 5676, 5677 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.scap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:168.21-168.28"
          }
        },
        "phy_I.bit[0].isd_I.genblk2.scap_out": {
          "hide_name": 0,
          "bits": [ 5677, 5678, 5680, 5681, 5682 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I genblk2.scap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:169.21-169.29"
          }
        },
        "phy_I.bit[0].isd_I.phase_sel": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I phase_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:21.20-21.29"
          }
        },
        "phy_I.bit[0].isd_I.q": {
          "hide_name": 0,
          "bits": [ 5678, 5680, 5681, 5682 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:19.20-19.21"
          }
        },
        "phy_I.bit[0].isd_I.shift_in[0]": {
          "hide_name": 0,
          "bits": [ 5667, 5668, 5669, 5670 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I shift_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:43.13-43.21"
          }
        },
        "phy_I.bit[0].isd_I.shift_out[0]": {
          "hide_name": 0,
          "bits": [ 5668, 5669, 5670, 5671 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I shift_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:44.13-44.22"
          }
        },
        "phy_I.bit[0].isd_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[0].isd_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:22.20-22.24"
          }
        },
        "phy_I.bit[0].osd_o": {
          "hide_name": 0,
          "bits": [ 5701, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:58.15-58.20"
          }
        },
        "phy_I.bit[0].osd_o_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5683, 5686, 5689, 5692 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[0].osd_o_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5684, 5687, 5690, 5693 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[0].osd_o_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[0].osd_o_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[0].osd_o_I.d": {
          "hide_name": 0,
          "bits": [ 5683, 5686, 5689, 5692 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5683 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5684 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5686 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5687 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5689 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5690 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5692 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5693 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5694 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5695 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5696 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5697 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5698 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5699 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5700 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_o_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5701 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_o_I.q": {
          "hide_name": 0,
          "bits": [ 5701, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[0].osd_o_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5694, 5696, 5698, 5700 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[0].osd_o_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5695, 5697, 5699, 5701 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[0].osd_o_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_o_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.bit[0].osd_oe": {
          "hide_name": 0,
          "bits": [ 5714, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:59.15-59.21"
          }
        },
        "phy_I.bit[0].osd_oe_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5702, 5702, 5702, 5702 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[0].osd_oe_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5703, 5704, 5705, 5706 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[0].osd_oe_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[0].osd_oe_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[0].osd_oe_I.d": {
          "hide_name": 0,
          "bits": [ 5702, 5702, 5702, 5702 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5702 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5703 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5702 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5704 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5702 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5705 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5702 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5706 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5707 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5708 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5709 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5711 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5712 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5713 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5714 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[0].osd_oe_I.q": {
          "hide_name": 0,
          "bits": [ 5714, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[0].osd_oe_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5707, 5709, 5711, 5713 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[0].osd_oe_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5708, 5710, 5712, 5714 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[0].osd_oe_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[0].osd_oe_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.bit[1].isd_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:23.20-23.26"
          }
        },
        "phy_I.bit[1].isd_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:24.20-24.26"
          }
        },
        "phy_I.bit[1].isd_I.d": {
          "hide_name": 0,
          "bits": [ 5715, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:18.20-18.21"
          }
        },
        "phy_I.bit[1].isd_I.edge_sel": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I edge_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:20.20-20.28"
          }
        },
        "phy_I.bit[1].isd_I.fcap_in[0]": {
          "hide_name": 0,
          "bits": [ 5716, 5717, 5718, 5719 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I fcap_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:46.13-46.20"
          }
        },
        "phy_I.bit[1].isd_I.fcap_out[0]": {
          "hide_name": 0,
          "bits": [ 5720, 5721, 5722, 5723 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I fcap_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[1].isd_I.fcap_out[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I fcap_out[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.din": {
          "hide_name": 0,
          "bits": [ 5715 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.din",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:66.10-66.13"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.edge_active": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.edge_active",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:64.10-64.21"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5715 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5716 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5716 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5717 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5717 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5719 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5716 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[0].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5720 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5717 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[1].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5721 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[2].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5722 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5719 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[3].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5723 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk1[0].fp.genblk4[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[0].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[0].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[0].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5720 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[0].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[0].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5724 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[0].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[1].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[1].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[1].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5721 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[1].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[1].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5679 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[1].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[2].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[2].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[2].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5722 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[2].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[2].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5725 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[2].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[3].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[3].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[3].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5723 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[3].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[3].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5726 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[3].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[4].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[4].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[4].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5724 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[4].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.genblk2[4].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5727 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.genblk2[4].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.scap_in": {
          "hide_name": 0,
          "bits": [ 5720, 5721, 5722, 5723, 5724 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.scap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:168.21-168.28"
          }
        },
        "phy_I.bit[1].isd_I.genblk2.scap_out": {
          "hide_name": 0,
          "bits": [ 5724, 5679, 5725, 5726, 5727 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I genblk2.scap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:169.21-169.29"
          }
        },
        "phy_I.bit[1].isd_I.phase_sel": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I phase_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:21.20-21.29"
          }
        },
        "phy_I.bit[1].isd_I.q": {
          "hide_name": 0,
          "bits": [ 5679, 5725, 5726, 5727 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:19.20-19.21"
          }
        },
        "phy_I.bit[1].isd_I.shift_in[0]": {
          "hide_name": 0,
          "bits": [ 5715, 5716, 5717, 5718 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I shift_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:43.13-43.21"
          }
        },
        "phy_I.bit[1].isd_I.shift_out[0]": {
          "hide_name": 0,
          "bits": [ 5716, 5717, 5718, 5719 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I shift_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:44.13-44.22"
          }
        },
        "phy_I.bit[1].isd_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[1].isd_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:22.20-22.24"
          }
        },
        "phy_I.bit[1].osd_o": {
          "hide_name": 0,
          "bits": [ 5762, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:58.15-58.20"
          }
        },
        "phy_I.bit[1].osd_o_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5729, 5736, 5747, 5685 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[1].osd_o_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5734, 5746, 5753, 5754 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[1].osd_o_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[1].osd_o_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[1].osd_o_I.d": {
          "hide_name": 0,
          "bits": [ 5729, 5736, 5747, 5685 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5729 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5730, 5733, 5732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 254, 5731, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5734 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5736 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5737, 5738, 5739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 123, 124, 5739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5743, 5744, 5741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5594, 5742, 5622, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 181, 5745, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5746 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5747 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5748, 5749, 5750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 250, 5752, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5753 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5685 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5754 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5755 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5756 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5757 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5758 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5759 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5760 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5761 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_o_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5762 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_o_I.q": {
          "hide_name": 0,
          "bits": [ 5762, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[1].osd_o_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5755, 5757, 5759, 5761 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[1].osd_o_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5756, 5758, 5760, 5762 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[1].osd_o_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_o_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.bit[1].osd_oe": {
          "hide_name": 0,
          "bits": [ 5774, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:59.15-59.21"
          }
        },
        "phy_I.bit[1].osd_oe_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5612, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[1].osd_oe_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5763, 5764, 5765, 5766 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[1].osd_oe_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[1].osd_oe_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[1].osd_oe_I.d": {
          "hide_name": 0,
          "bits": [ 5612, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5763 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5764 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5765 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5766 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5767 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5768 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5769 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5770 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5771 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5772 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5773 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5774 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[1].osd_oe_I.q": {
          "hide_name": 0,
          "bits": [ 5774, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[1].osd_oe_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5767, 5769, 5771, 5773 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[1].osd_oe_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5768, 5770, 5772, 5774 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[1].osd_oe_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[1].osd_oe_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.bit[2].isd_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:23.20-23.26"
          }
        },
        "phy_I.bit[2].isd_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:24.20-24.26"
          }
        },
        "phy_I.bit[2].isd_I.d": {
          "hide_name": 0,
          "bits": [ 5775, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:18.20-18.21"
          }
        },
        "phy_I.bit[2].isd_I.edge_sel": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I edge_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:20.20-20.28"
          }
        },
        "phy_I.bit[2].isd_I.fcap_in[0]": {
          "hide_name": 0,
          "bits": [ 5776, 5777, 5778, 5779 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I fcap_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:46.13-46.20"
          }
        },
        "phy_I.bit[2].isd_I.fcap_out[0]": {
          "hide_name": 0,
          "bits": [ 5780, 5781, 5782, 5783 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I fcap_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[2].isd_I.fcap_out[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I fcap_out[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.din": {
          "hide_name": 0,
          "bits": [ 5775 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.din",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:66.10-66.13"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.edge_active": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.edge_active",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:64.10-64.21"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5775 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5776 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5776 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5777 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5777 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5778 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5778 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5779 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5776 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[0].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5780 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5777 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[1].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5781 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5778 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[2].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5782 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5779 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[3].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5783 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk1[0].fp.genblk4[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[0].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[0].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[0].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5780 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[0].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[0].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5784 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[0].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[1].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[1].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[1].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5781 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[1].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[1].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5785 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[1].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[2].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[2].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[2].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5782 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[2].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[2].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5786 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[2].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[3].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[3].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[3].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5783 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[3].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[3].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5787 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[3].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[4].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[4].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[4].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5784 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[4].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.genblk2[4].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5788 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.genblk2[4].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.scap_in": {
          "hide_name": 0,
          "bits": [ 5780, 5781, 5782, 5783, 5784 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.scap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:168.21-168.28"
          }
        },
        "phy_I.bit[2].isd_I.genblk2.scap_out": {
          "hide_name": 0,
          "bits": [ 5784, 5785, 5786, 5787, 5788 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I genblk2.scap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:169.21-169.29"
          }
        },
        "phy_I.bit[2].isd_I.phase_sel": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I phase_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:21.20-21.29"
          }
        },
        "phy_I.bit[2].isd_I.q": {
          "hide_name": 0,
          "bits": [ 5785, 5786, 5787, 5788 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:19.20-19.21"
          }
        },
        "phy_I.bit[2].isd_I.shift_in[0]": {
          "hide_name": 0,
          "bits": [ 5775, 5776, 5777, 5778 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I shift_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:43.13-43.21"
          }
        },
        "phy_I.bit[2].isd_I.shift_out[0]": {
          "hide_name": 0,
          "bits": [ 5776, 5777, 5778, 5779 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I shift_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:44.13-44.22"
          }
        },
        "phy_I.bit[2].isd_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[2].isd_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:22.20-22.24"
          }
        },
        "phy_I.bit[2].osd_o": {
          "hide_name": 0,
          "bits": [ 5883, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:58.15-58.20"
          }
        },
        "phy_I.bit[2].osd_o_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5790, 5798, 5804, 5688 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[2].osd_o_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5796, 5802, 5874, 5875 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[2].osd_o_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[2].osd_o_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[2].osd_o_I.d": {
          "hide_name": 0,
          "bits": [ 5790, 5798, 5804, 5688 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5790 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5794, 5793, 5791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5580, 5792, 5613, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 5584, 5795, 5613, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5796 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5798 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5800, 5418, 5801, 5799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5802 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5804 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5805, 5806, 5750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5591, 5589, 5587, 5585, 5583, 5581, 5579, 5577, 5575, 5573, 5607, 5605, 5603, 5601, 5599, 5597, 5595, 5728, 5789, 5839, 5593, 5735, 5797, 5848, 5571, 5740, 5803, 5917, 5569, 5751, 5807, 5854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:702.3-710.10|/usr/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0": {
          "hide_name": 0,
          "bits": [ 5809, 5418, 5810, 5811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0": {
          "hide_name": 0,
          "bits": [ 5812, 5418, 5813, 5814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0": {
          "hide_name": 0,
          "bits": [ 5815, 5418, 5816, 5817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 259, 122, 5818, 5819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5608, 5820, 5622, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 260, 122, 5821, 5822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5606, 5823, 5622, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 5824, 5825, 5826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 184, 5827, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 5828, 5829, 5830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5590, 5831, 5613, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 5832, 5833, 5834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5588, 5835, 5613, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 5836, 5837, 5838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 187, 5840, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 5841, 5842, 5843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 194, 5808, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 5572, 5622, 5849, 5850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 249, 5851, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1": {
          "hide_name": 0,
          "bits": [ 192, 5855, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 195, 5844, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 261, 122, 5856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5592, 5857, 5622, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0": {
          "hide_name": 0,
          "bits": [ 5858, 5418, 5859, 5860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 5588, 5622, 5861, 5862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 153, 5863, 5419, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0": {
          "hide_name": 0,
          "bits": [ 5864, 5418, 5865, 5866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 5582, 5622, 5867, 5868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 156, 5869, 5419, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0": {
          "hide_name": 0,
          "bits": [ 5870, 5418, 5871, 5872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 251, 5873, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5874 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5688 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5875 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5876 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5877 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5878 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5879 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5880 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5881 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5882 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_o_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5883 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_o_I.q": {
          "hide_name": 0,
          "bits": [ 5883, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[2].osd_o_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5876, 5878, 5880, 5882 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[2].osd_o_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5877, 5879, 5881, 5883 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[2].osd_o_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_o_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.bit[2].osd_oe": {
          "hide_name": 0,
          "bits": [ 5895, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:59.15-59.21"
          }
        },
        "phy_I.bit[2].osd_oe_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5612, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[2].osd_oe_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5884, 5885, 5886, 5887 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[2].osd_oe_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[2].osd_oe_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[2].osd_oe_I.d": {
          "hide_name": 0,
          "bits": [ 5612, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5884 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5885 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5886 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5887 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5888 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5889 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5890 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5891 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5892 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5893 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5894 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5895 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[2].osd_oe_I.q": {
          "hide_name": 0,
          "bits": [ 5895, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[2].osd_oe_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5888, 5890, 5892, 5894 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[2].osd_oe_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5889, 5891, 5893, 5895 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[2].osd_oe_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[2].osd_oe_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.bit[3].isd_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:23.20-23.26"
          }
        },
        "phy_I.bit[3].isd_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:24.20-24.26"
          }
        },
        "phy_I.bit[3].isd_I.d": {
          "hide_name": 0,
          "bits": [ 5896, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:18.20-18.21"
          }
        },
        "phy_I.bit[3].isd_I.edge_sel": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I edge_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:20.20-20.28"
          }
        },
        "phy_I.bit[3].isd_I.fcap_in[0]": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5899, 5900 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I fcap_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:46.13-46.20"
          }
        },
        "phy_I.bit[3].isd_I.fcap_out[0]": {
          "hide_name": 0,
          "bits": [ 5901, 5902, 5903, 5904 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I fcap_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[3].isd_I.fcap_out[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I fcap_out[1]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:47.13-47.21"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.din": {
          "hide_name": 0,
          "bits": [ 5896 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.din",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:66.10-66.13"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.edge_active": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.edge_active",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:64.10-64.21"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5896 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5897 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5897 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5898 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5898 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5899 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5899 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5900 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5897 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[0].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5901 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5898 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[1].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5902 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5899 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[2].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5903 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5900 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.e": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[3].dff_shift_I e",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:22.14-22.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk1[0].fp.genblk4[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5904 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk1[0].fp.genblk4[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[0].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[0].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[0].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5901 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[0].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[0].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5905 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[0].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[1].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[1].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[1].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5902 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[1].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[1].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5906 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[1].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[2].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[2].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[2].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5903 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[2].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[2].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5907 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[2].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[3].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[3].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[3].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5904 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[3].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[3].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5908 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[3].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[4].dff_scap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[4].dff_scap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[4].dff_scap_I.d": {
          "hide_name": 0,
          "bits": [ 5905 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[4].dff_scap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.genblk2[4].dff_scap_I.q": {
          "hide_name": 0,
          "bits": [ 5909 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.genblk2[4].dff_scap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.scap_in": {
          "hide_name": 0,
          "bits": [ 5901, 5902, 5903, 5904, 5905 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.scap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:168.21-168.28"
          }
        },
        "phy_I.bit[3].isd_I.genblk2.scap_out": {
          "hide_name": 0,
          "bits": [ 5905, 5906, 5907, 5908, 5909 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I genblk2.scap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:169.21-169.29"
          }
        },
        "phy_I.bit[3].isd_I.phase_sel": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I phase_sel",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:21.20-21.29"
          }
        },
        "phy_I.bit[3].isd_I.q": {
          "hide_name": 0,
          "bits": [ 5906, 5907, 5908, 5909 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:19.20-19.21"
          }
        },
        "phy_I.bit[3].isd_I.shift_in[0]": {
          "hide_name": 0,
          "bits": [ 5896, 5897, 5898, 5899 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I shift_in[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:43.13-43.21"
          }
        },
        "phy_I.bit[3].isd_I.shift_out[0]": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5899, 5900 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I shift_out[0]",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:44.13-44.22"
          }
        },
        "phy_I.bit[3].isd_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[3].isd_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_iserdes.v:22.20-22.24"
          }
        },
        "phy_I.bit[3].osd_o": {
          "hide_name": 0,
          "bits": [ 5933, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:58.15-58.20"
          }
        },
        "phy_I.bit[3].osd_o_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5910, 5913, 5919, 5691 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[3].osd_o_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5912, 5918, 5924, 5925 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[3].osd_o_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[3].osd_o_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[3].osd_o_I.d": {
          "hide_name": 0,
          "bits": [ 5910, 5913, 5919, 5691 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5910 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 5845, 5846, 5847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.d_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 5578, 5911, 5613, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5912 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5913 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 5913, 5914, 5622, 5418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.d_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5915, 5916, 5741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5918 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5919 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 5852, 5853, 5750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 123, 124, 5419, 5484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 5921, 5922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 5922 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 5923 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_memctrl.v:0.0-0.0|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5478, 5479, 5480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.d_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 252, 5920, 5418, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5924 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5691 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5925 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5926 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5927 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5928 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5929 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5930 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5931 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5932 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_o_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5933 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_o_I.q": {
          "hide_name": 0,
          "bits": [ 5933, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[3].osd_o_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5926, 5928, 5930, 5932 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[3].osd_o_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5927, 5929, 5931, 5933 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[3].osd_o_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_o_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.bit[3].osd_oe": {
          "hide_name": 0,
          "bits": [ 5945, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:59.15-59.21"
          }
        },
        "phy_I.bit[3].osd_oe_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5612, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.bit[3].osd_oe_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5934, 5935, 5936, 5937 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.bit[3].osd_oe_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.bit[3].osd_oe_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.bit[3].osd_oe_I.d": {
          "hide_name": 0,
          "bits": [ 5612, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5934 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5935 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5936 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5612 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5937 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5938 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5939 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5940 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5941 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5942 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5943 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5944 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5945 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.bit[3].osd_oe_I.q": {
          "hide_name": 0,
          "bits": [ 5945, "0" ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.bit[3].osd_oe_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5938, 5940, 5942, 5944 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.bit[3].osd_oe_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5939, 5941, 5943, 5945 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.bit[3].osd_oe_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I bit[3].osd_oe_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:33.14-33.20"
          }
        },
        "phy_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:34.14-34.20"
          }
        },
        "phy_I.clk_sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I clk_sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:35.14-35.22"
          }
        },
        "phy_I.genblk2.osd_clk_I.cap_in": {
          "hide_name": 0,
          "bits": [ 5947, 5947, 5461, 5461 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I cap_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:29.13-29.19"
          }
        },
        "phy_I.genblk2.osd_clk_I.cap_out": {
          "hide_name": 0,
          "bits": [ 5948, 5949, 5950, 5951 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I cap_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:30.13-30.20"
          }
        },
        "phy_I.genblk2.osd_clk_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:19.20-19.26"
          }
        },
        "phy_I.genblk2.osd_clk_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:20.20-20.26"
          }
        },
        "phy_I.genblk2.osd_clk_I.d": {
          "hide_name": 0,
          "bits": [ 5947, 5947, 5461, 5461 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:16.20-16.21"
          }
        },
        "phy_I.genblk2.osd_clk_I.delay_out": {
          "hide_name": 0,
          "bits": [ 5946 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I delay_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:35.13-35.22"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[0].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[0].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[0].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5947 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[0].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[0].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5948 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[0].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[1].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[1].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[1].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5947 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[1].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[1].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5949 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[1].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[2].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[2].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[2].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5461 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[2].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[2].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5950 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[2].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[3].dff_cap_I.c": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[3].dff_cap_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[3].dff_cap_I.d": {
          "hide_name": 0,
          "bits": [ 5461 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[3].dff_cap_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk1[3].dff_cap_I.q": {
          "hide_name": 0,
          "bits": [ 5951 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk1[3].dff_cap_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[0].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[0].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[0].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5952 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[0].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[0].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5953 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[0].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[1].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[1].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[1].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5954 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[1].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[1].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5955 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[1].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[2].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[2].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[2].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5956 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[2].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[2].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5957 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[2].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[3].dff_shift_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[3].dff_shift_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[3].dff_shift_I.d": {
          "hide_name": 0,
          "bits": [ 5958 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[3].dff_shift_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk2[3].dff_shift_I.q": {
          "hide_name": 0,
          "bits": [ 5959 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk2[3].dff_shift_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk3.dff_out_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk3.dff_out_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk3.dff_out_I.d": {
          "hide_name": 0,
          "bits": [ 5959 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk3.dff_out_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.genblk3.dff_out_I.q": {
          "hide_name": 0,
          "bits": [ 5946 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I genblk3.dff_out_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "phy_I.genblk2.osd_clk_I.q": {
          "hide_name": 0,
          "bits": [ "0", 5946 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:17.20-17.21"
          }
        },
        "phy_I.genblk2.osd_clk_I.shift_in": {
          "hide_name": 0,
          "bits": [ 5952, 5954, 5956, 5958 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I shift_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:32.13-32.21"
          }
        },
        "phy_I.genblk2.osd_clk_I.shift_out": {
          "hide_name": 0,
          "bits": [ 5953, 5955, 5957, 5959 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I shift_out",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:33.13-33.22"
          }
        },
        "phy_I.genblk2.osd_clk_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "phy_I genblk2.osd_clk_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_oserdes.v:18.20-18.24"
          }
        },
        "phy_I.iob_clk": {
          "hide_name": 0,
          "bits": [ "0", 5946 ],
          "attributes": {
            "hdlname": "phy_I iob_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:40.14-40.21"
          }
        },
        "phy_I.iob_cs_o": {
          "hide_name": 0,
          "bits": [ 5960, 5961 ],
          "attributes": {
            "hdlname": "phy_I iob_cs_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:44.14-44.22"
          }
        },
        "phy_I.iob_io_i": {
          "hide_name": 0,
          "bits": [ 5667, 5715, 5775, 5896 ],
          "attributes": {
            "hdlname": "phy_I iob_io_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:43.14-43.22"
          }
        },
        "phy_I.iob_io_i_ne": {
          "hide_name": 0,
          "bits": [ 5667, 5715, 5775, 5896 ],
          "attributes": {
            "hdlname": "phy_I iob_io_i_ne",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:46.14-46.25"
          }
        },
        "phy_I.iob_io_i_pe": {
          "hide_name": 0,
          "bits": [ 5962, 5963, 5964, 5965 ],
          "attributes": {
            "hdlname": "phy_I iob_io_i_pe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:47.14-47.25",
            "unused_bits": "0 1 2 3"
          }
        },
        "phy_I.iob_io_o": {
          "hide_name": 0,
          "bits": [ 5701, 5762, 5883, 5933 ],
          "attributes": {
            "hdlname": "phy_I iob_io_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:42.14-42.22"
          }
        },
        "phy_I.iob_io_oe": {
          "hide_name": 0,
          "bits": [ 5714, 5774, 5895, 5945 ],
          "attributes": {
            "hdlname": "phy_I iob_io_oe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:41.14-41.23"
          }
        },
        "phy_I.pad_clk": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "phy_I pad_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:22.21-22.28",
            "unused_bits": "0 "
          }
        },
        "phy_I.pad_cs_n": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "hdlname": "phy_I pad_cs_n",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:23.21-23.29",
            "unused_bits": "0 1"
          }
        },
        "phy_I.pad_io": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "hdlname": "phy_I pad_io",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:21.21-21.27",
            "unused_bits": "0 1 2 3"
          }
        },
        "phy_I.phy_clk_o": {
          "hide_name": 0,
          "bits": [ 5947, 5947, 5461, 5461 ],
          "attributes": {
            "hdlname": "phy_I phy_clk_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:29.21-29.30"
          }
        },
        "phy_I.phy_cs_o": {
          "hide_name": 0,
          "bits": [ 5478, 5476 ],
          "attributes": {
            "hdlname": "phy_I phy_cs_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:30.21-30.29"
          }
        },
        "phy_I.phy_io_i": {
          "hide_name": 0,
          "bits": [ 5678, 5680, 5681, 5682, 5679, 5725, 5726, 5727, 5785, 5786, 5787, 5788, 5906, 5907, 5908, 5909 ],
          "attributes": {
            "hdlname": "phy_I phy_io_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:26.21-26.29"
          }
        },
        "phy_I.phy_io_o": {
          "hide_name": 0,
          "bits": [ 5683, 5686, 5689, 5692, 5729, 5736, 5747, 5685, 5790, 5798, 5804, 5688, 5910, 5913, 5919, 5691 ],
          "attributes": {
            "hdlname": "phy_I phy_io_o",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:27.21-27.29"
          }
        },
        "phy_I.phy_io_oe": {
          "hide_name": 0,
          "bits": [ 5702, 5612, 5612, 5612 ],
          "attributes": {
            "hdlname": "phy_I phy_io_oe",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2qpimem//rtl/qpi_phy_ice40_4x.v:28.21-28.30"
          }
        },
        "phy_clk_o": {
          "hide_name": 0,
          "bits": [ 5947, 5947, 5461, 5461 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:125.14-125.23"
          }
        },
        "phy_cs_o": {
          "hide_name": 0,
          "bits": [ 5478, 5476 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:126.14-126.22"
          }
        },
        "phy_io_i": {
          "hide_name": 0,
          "bits": [ 5678, 5680, 5681, 5682, 5679, 5725, 5726, 5727, 5785, 5786, 5787, 5788, 5906, 5907, 5908, 5909 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:122.14-122.22"
          }
        },
        "phy_io_o": {
          "hide_name": 0,
          "bits": [ 5683, 5686, 5689, 5692, 5729, 5736, 5747, 5685, 5790, 5798, 5804, 5688, 5910, 5913, 5919, 5691 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:123.14-123.22"
          }
        },
        "phy_io_oe": {
          "hide_name": 0,
          "bits": [ 5702, 5612, 5612, 5612 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:124.14-124.23"
          }
        },
        "ram_addr": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 396, 397, 398, 399, 673, 672, 681, 680, 679, 678, 677, 676, 675, 674, 671, 670, "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:87.14-87.22"
          }
        },
        "ram_rdata": {
          "hide_name": 0,
          "bits": [ 43, 51, 47, 55, 45, 53, 49, 57, 44, 52, 48, 56, 46, 54, 50, 58, 78, 86, 82, 90, 80, 88, 84, 92, 79, 87, 83, 91, 81, 89, 85, 93 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:88.14-88.23"
          }
        },
        "ram_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:89.14-89.23"
          }
        },
        "rgb": {
          "hide_name": 0,
          "bits": [ 28, 29, 30 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:35.20-35.23"
          }
        },
        "rgb_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "rgb_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:33.14-33.17"
          }
        },
        "rgb_I.led_I_LEDDCS": {
          "hide_name": 0,
          "bits": [ 5386, 5387, 5388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_I.led_ctrl": {
          "hide_name": 0,
          "bits": [ "x", 5967, 5974, 5972, "x" ],
          "attributes": {
            "hdlname": "rgb_I led_ctrl",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:40.13-40.21"
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 5973 ],
          "attributes": {
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 5976 ],
          "attributes": {
          }
        },
        "rgb_I.led_ctrl_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 5971 ],
          "attributes": {
          }
        },
        "rgb_I.pad_rgb": {
          "hide_name": 0,
          "bits": [ 28, 29, 30 ],
          "attributes": {
            "hdlname": "rgb_I pad_rgb",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:22.21-22.28"
          }
        },
        "rgb_I.pwm_rgb": {
          "hide_name": 0,
          "bits": [ 5968, 5969, 5970 ],
          "attributes": {
            "hdlname": "rgb_I pwm_rgb",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:41.13-41.20"
          }
        },
        "rgb_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "rgb_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:34.14-34.17"
          }
        },
        "rgb_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 5966 ],
          "attributes": {
            "hdlname": "rgb_I wb_ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:30.21-30.27"
          }
        },
        "rgb_I.wb_ack_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 5977 ],
          "attributes": {
          }
        },
        "rgb_I.wb_ack_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 687, 6450, 5979, 5978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_I.wb_ack_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 64, 5974, 5975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697 ],
          "attributes": {
            "hdlname": "rgb_I wb_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:25.21-25.28"
          }
        },
        "rgb_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 5966 ],
          "attributes": {
            "hdlname": "rgb_I wb_cyc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:29.21-29.27"
          }
        },
        "rgb_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "rgb_I wb_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:26.21-26.29"
          }
        },
        "rgb_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "rgb_I wb_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:27.21-27.29"
          }
        },
        "rgb_I.wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "rgb_I wb_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_rgb_wb.v:28.21-28.26"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:142.7-142.10"
          }
        },
        "spi_cs_n": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:16.20-16.28"
          }
        },
        "spi_io": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:14.20-14.26"
          }
        },
        "spi_sck": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:15.20-15.27"
          }
        },
        "sync_4x": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:141.7-141.14"
          }
        },
        "sys_mgr_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/sysmgr.v:14.14-14.20"
          }
        },
        "sys_mgr_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/sysmgr.v:15.14-15.20"
          }
        },
        "sys_mgr_I.clk_in": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/sysmgr.v:13.14-13.20"
          }
        },
        "sys_mgr_I.crg_I.clk_1x": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "sys_mgr_I crg_I clk_1x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:22.14-22.20"
          }
        },
        "sys_mgr_I.crg_I.clk_2x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "sys_mgr_I crg_I clk_2x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:23.14-23.20"
          }
        },
        "sys_mgr_I.crg_I.clk_4x": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I crg_I clk_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:18.14-18.20"
          }
        },
        "sys_mgr_I.crg_I.clk_div": {
          "hide_name": 0,
          "bits": [ 7242, 5982 ],
          "attributes": {
            "hdlname": "sys_mgr_I crg_I clk_div",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:36.13-36.20",
            "unused_bits": "0 "
          }
        },
        "sys_mgr_I.crg_I.clk_div_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 5986, 5981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:78.15-78.35|/usr/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "sys_mgr_I.crg_I.clk_div_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 5982, 5984, 5985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sys_mgr_I.crg_I.clk_div_SB_LUT4_I1_I2_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 5986, 5982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:78.15-78.35|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "sys_mgr_I.crg_I.pll_lock": {
          "hide_name": 0,
          "bits": [ 5988 ],
          "attributes": {
            "hdlname": "sys_mgr_I crg_I pll_lock",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:19.14-19.22"
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 5983 ],
          "attributes": {
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R_D": {
          "hide_name": 0,
          "bits": [ 5993, 5991, 5989, 7243 ],
          "attributes": {
            "unused_bits": "3"
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFR_R_Q": {
          "hide_name": 0,
          "bits": [ 5985, 5990, 5994, 5992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sys_mgr_I.crg_I.pll_lock_SB_LUT4_I3_O_SB_DFFS_S_D": {
          "hide_name": 0,
          "bits": [ 5995 ],
          "attributes": {
          }
        },
        "sys_mgr_I.crg_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I crg_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:24.14-24.17"
          }
        },
        "sys_mgr_I.crg_I.rst_i": {
          "hide_name": 0,
          "bits": [ 5987 ],
          "attributes": {
            "hdlname": "sys_mgr_I crg_I rst_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:33.13-33.18"
          }
        },
        "sys_mgr_I.crg_I.rst_i_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 5996 ],
          "attributes": {
          }
        },
        "sys_mgr_I.crg_I.rst_init.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "sys_mgr_I crg_I rst_init.i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_crg.v:45.11-45.12"
          }
        },
        "sys_mgr_I.pll_lock": {
          "hide_name": 0,
          "bits": [ 5988 ],
          "attributes": {
            "hdlname": "sys_mgr_I pll_lock",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/sysmgr.v:20.7-20.15"
          }
        },
        "sys_mgr_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/sysmgr.v:17.14-17.17"
          }
        },
        "sys_mgr_I.sync_4x": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_4x",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/sysmgr.v:16.14-16.21"
          }
        },
        "sys_mgr_I.sync_96m_I.clk_fast": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I clk_fast",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:22.14-22.22"
          }
        },
        "sys_mgr_I.sync_96m_I.clk_samp": {
          "hide_name": 0,
          "bits": [ 6004, 7244 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I clk_samp",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:29.13-29.21",
            "unused_bits": "1 "
          }
        },
        "sys_mgr_I.sync_96m_I.clk_slow": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I clk_slow",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:21.14-21.22"
          }
        },
        "sys_mgr_I.sync_96m_I.cnt_next": {
          "hide_name": 0,
          "bits": [ 5999, 6001 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I cnt_next",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:32.13-32.21"
          }
        },
        "sys_mgr_I.sync_96m_I.cnt_val": {
          "hide_name": 0,
          "bits": [ 5997, 6000 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I cnt_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:33.13-33.20"
          }
        },
        "sys_mgr_I.sync_96m_I.edge_det": {
          "hide_name": 0,
          "bits": [ 6005, 6006 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I edge_det",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:30.13-30.21"
          }
        },
        "sys_mgr_I.sync_96m_I.edge_found": {
          "hide_name": 0,
          "bits": [ 7245, 5998 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I edge_found",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:31.13-31.23",
            "unused_bits": "0 "
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt0_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt0_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt0_I.d": {
          "hide_name": 0,
          "bits": [ 5999 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt0_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt0_I.q": {
          "hide_name": 0,
          "bits": [ 5997 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt0_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt0_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt0_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt1_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt1_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt1_I.d": {
          "hide_name": 0,
          "bits": [ 6001 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt1_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt1_I.q": {
          "hide_name": 0,
          "bits": [ 6000 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt1_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_cnt1_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_cnt1_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge0_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge0_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge0_I.d": {
          "hide_name": 0,
          "bits": [ 6005 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge0_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge0_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ 6002, 6003, 6004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge0_I.q": {
          "hide_name": 0,
          "bits": [ 7245 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge0_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15",
            "unused_bits": "0 "
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge0_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge0_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge1_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge1_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge1_I.d": {
          "hide_name": 0,
          "bits": [ 6006 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge1_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge1_I.q": {
          "hide_name": 0,
          "bits": [ 5998 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge1_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_edge1_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_edge1_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp0_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp0_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp0_I.d": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp0_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp0_I.q": {
          "hide_name": 0,
          "bits": [ 6004 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp0_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp0_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp0_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp1_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp1_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp1_I.d": {
          "hide_name": 0,
          "bits": [ 6004 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp1_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp1_I.q": {
          "hide_name": 0,
          "bits": [ 7244 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp1_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15",
            "unused_bits": "0 "
          }
        },
        "sys_mgr_I.sync_96m_I.ff_samp1_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_samp1_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync0_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_sync0_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync0_I.d": {
          "hide_name": 0,
          "bits": [ 6007 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_sync0_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync0_I.q": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_sync0_I q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:21.14-21.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync0_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_sync0_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync1_I.c": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_sync1_I c",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:24.14-24.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync1_I.d": {
          "hide_name": 0,
          "bits": [ 6008 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_sync1_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:20.14-20.15"
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync1_I.genblk1.genblk1.genblk1.genblk1.genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ 6009 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "sys_mgr_I.sync_96m_I.ff_sync1_I.r": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I ff_sync1_I r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_dff.v:23.14-23.15"
          }
        },
        "sys_mgr_I.sync_96m_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:23.14-23.17"
          }
        },
        "sys_mgr_I.sync_96m_I.sync": {
          "hide_name": 0,
          "bits": [ 5672 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:24.14-24.18"
          }
        },
        "sys_mgr_I.sync_96m_I.sync_i": {
          "hide_name": 0,
          "bits": [ 5672, 7246 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I sync_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:36.13-36.19",
            "unused_bits": "1 "
          }
        },
        "sys_mgr_I.sync_96m_I.sync_next": {
          "hide_name": 0,
          "bits": [ 6007, 6008 ],
          "attributes": {
            "hdlname": "sys_mgr_I sync_96m_I sync_next",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2ice40//rtl/ice40_serdes_sync.v:35.13-35.22"
          }
        },
        "uart_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:29.14-29.17"
          }
        },
        "uart_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "uart_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:30.14-30.17"
          }
        },
        "uart_I.uart_div": {
          "hide_name": 0,
          "bits": [ 6014, 6013, 6022, 6021, 6020, 6019, 6018, 6017, 6016, 6015, 6012, 6011 ],
          "attributes": {
            "hdlname": "uart_I uart_div",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:65.23-65.31"
          }
        },
        "uart_I.uart_rx": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "uart_I uart_rx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:18.14-18.21"
          }
        },
        "uart_I.uart_rx_I.bit_cnt": {
          "hide_name": 0,
          "bits": [ 6032, 6030, 6028, 6034, 6025 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I bit_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:30.12-30.19"
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 6031, 6029, 6027, 6033, 6023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ "0", 6025, "1", 6036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ "0", 6028, "1", 6037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6034, "1", 6035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:92.15-92.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 6024 ],
          "attributes": {
          }
        },
        "uart_I.uart_rx_I.bit_cnt_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 6026 ],
          "attributes": {
          }
        },
        "uart_I.uart_rx_I.ce": {
          "hide_name": 0,
          "bits": [ 6038 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I ce",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:27.17-27.19"
          }
        },
        "uart_I.uart_rx_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:20.14-20.17"
          }
        },
        "uart_I.uart_rx_I.data": {
          "hide_name": 0,
          "bits": [ 6138, 6137, 6136, 6135, 6134, 6133, 6132, 6131 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:17.20-17.24"
          }
        },
        "uart_I.uart_rx_I.div": {
          "hide_name": 0,
          "bits": [ 6014, 6013, 6022, 6021, 6020, 6019, 6018, 6017, 6016, 6015, 6012, 6011 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I div",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:19.30-19.33"
          }
        },
        "uart_I.uart_rx_I.div_cnt": {
          "hide_name": 0,
          "bits": [ 6048, 6046, 6064, 6062, 6060, 6058, 6056, 6054, 6052, 6050, 6044, 6042, 6038 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I div_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:29.20-29.27"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.all_one": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I all_one",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:32.15-32.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.all_rst": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I all_rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:33.15-33.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.all_zero": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I all_zero",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:31.15-31.23"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:27.14-27.17"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.cnt": {
          "hide_name": 0,
          "bits": [ 6068, 6066 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:40.15-40.18"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.cnt_SB_DFFSS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 6067, 7247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/usr/bin/../share/yosys/techmap.v:270.23-270.24",
            "unused_bits": "1 "
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.cnt_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 6067, 6065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/usr/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.evt_cond_i": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I evt_cond_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:36.7-36.17"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall": {
          "hide_name": 0,
          "bits": [ 6071 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I fall",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:25.14-25.18"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 6070 ],
          "attributes": {
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 6073 ],
          "attributes": {
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 6038, 6011, 6039, 6075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6042, "1", 6074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 6039, 6038, 6077, 6076 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 6077 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 6078 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6047, 6045, 6063, 6061, 6059, 6057, 6055, 6053, 6051, 6049, 6043, 6041, 6040 ],
          "attributes": {
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 6082, 6039, 6083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6013, 6084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6085, 6086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6013, 6039, 6081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6087, 6088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6079 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6091, 6092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6016, 6093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6090 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6095, 6096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6017, 6097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6094 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6100, 6101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6018, 6102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6056, "1", 6103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6099 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6106, 6107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6019, 6108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6058, "1", 6104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6105 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6111, 6112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6020, 6113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6060, "1", 6109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6110 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 6039, 6116, 6117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6021, 6118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6062, "1", 6114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6115 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 6121, 6039, 6122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6038, 6022, 6123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6064, "1", 6119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6120 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:79.15-79.48|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6039, 6077, 6080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "0", 6044, "1", 6124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "0", 6050, "1", 6125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "0", 6052, "1", 6126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "0", 6054, "1", 6098 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:83.15-83.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6038, 6015, 6089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.fall_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6038, 6012, 6127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.in": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I in",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:19.14-19.16"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:28.14-28.17"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.samp_cond_i": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I samp_cond_i",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:35.7-35.18"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.state": {
          "hide_name": 0,
          "bits": [ 6072 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I state",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:39.15-39.20"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.state_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 6128 ],
          "attributes": {
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.sync": {
          "hide_name": 0,
          "bits": [ 6129, 6069 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I sync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:38.15-38.19"
          }
        },
        "uart_I.uart_rx_I.genblk1.gf_I.val": {
          "hide_name": 0,
          "bits": [ 6072 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I genblk1.gf_I val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/glitch_filter.v:23.14-23.17"
          }
        },
        "uart_I.uart_rx_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:21.14-21.17"
          }
        },
        "uart_I.uart_rx_I.rx": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I rx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:16.14-16.16"
          }
        },
        "uart_I.uart_rx_I.rx_fall": {
          "hide_name": 0,
          "bits": [ 6071 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I rx_fall",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:25.7-25.14"
          }
        },
        "uart_I.uart_rx_I.rx_val": {
          "hide_name": 0,
          "bits": [ 6072 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I rx_val",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:24.7-24.13"
          }
        },
        "uart_I.uart_rx_I.shift": {
          "hide_name": 0,
          "bits": [ 6138, 6137, 6136, 6135, 6134, 6133, 6132, 6131, 6130 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I shift",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:31.12-31.17"
          }
        },
        "uart_I.uart_rx_I.stb": {
          "hide_name": 0,
          "bits": [ 6140 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_I stb",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_rx.v:18.14-18.17"
          }
        },
        "uart_I.uart_rx_I.stb_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 6139 ],
          "attributes": {
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ "0", 6142, 6176, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 6144, 6154, 6150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ "0", 6151, 6157, 6156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 6152, 6157, 6155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ "0", 6153, 6157, 6159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ "0", 6146, 6157, 6161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 6147, 6157, 6163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 6148, 6157, 6165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_I.stb_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 6149, 6157, 6167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_data": {
          "hide_name": 0,
          "bits": [ 6138, 6137, 6136, 6135, 6134, 6133, 6132, 6131 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:61.14-61.26"
          }
        },
        "uart_I.uart_rx_fifo_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:30.14-30.17"
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_dec": {
          "hide_name": 0,
          "bits": [ 6157 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I lvl_dec",
            "keep": "true",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:51.25-51.32"
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov": {
          "hide_name": 0,
          "bits": [ 6176 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I lvl_mov",
            "keep": "true",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:52.25-52.32"
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "0", 6141, 6157, 6175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6145, 6177, 6169, 6168, 6166, 6164, 6162, 6160, 6158, 6179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_rx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ "0", 6143, 6157, 6178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:26.14-26.17"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ "0", "0", 6187, 6215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ "0", "0", 6186, 6214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_2": {
          "hide_name": 0,
          "bits": [ "0", "0", 6185, 6217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_3": {
          "hide_name": 0,
          "bits": [ "0", "0", 6184, 6219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_4": {
          "hide_name": 0,
          "bits": [ "0", "0", 6183, 6221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_5": {
          "hide_name": 0,
          "bits": [ "0", "0", 6182, 6223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_6": {
          "hide_name": 0,
          "bits": [ "0", "0", 6181, 6225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_7": {
          "hide_name": 0,
          "bits": [ "0", "0", 6180, 6188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_8": {
          "hide_name": 0,
          "bits": [ 6188 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 6215 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6228, 6227, 6226, 6224, 6222, 6220, 6218, 6216, 6229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6225 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6223 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6221 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6219 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6217 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6214 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ "0", "0", 6212, 6231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ "0", "0", 6211, 6230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_2": {
          "hide_name": 0,
          "bits": [ "0", "0", 6210, 6233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_3": {
          "hide_name": 0,
          "bits": [ "0", "0", 6209, 6235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_4": {
          "hide_name": 0,
          "bits": [ "0", "0", 6208, 6237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_5": {
          "hide_name": 0,
          "bits": [ "0", "0", 6207, 6239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_6": {
          "hide_name": 0,
          "bits": [ "0", "0", 6206, 6241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_7": {
          "hide_name": 0,
          "bits": [ "0", "0", 6205, 6213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_8": {
          "hide_name": 0,
          "bits": [ 6213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 6231 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6244, 6243, 6242, 6240, 6238, 6236, 6234, 6232, 6245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6239 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6237 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6235 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6233 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6230 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6241 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 6189, 6197, 6193, 6201, 6191, 6199, 6195, 6203 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:23.27-23.34"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 6174 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:24.14-24.20"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 6138, 6137, 6136, 6135, 6134, 6133, 6132, 6131 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:19.27-19.34"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 6173 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:20.14-20.20"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 6189, 6197, 6193, 6201, 6191, 6199, 6195, 6203 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:46.20-46.31"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_rd_ena": {
          "hide_name": 0,
          "bits": [ 6174 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:47.7-47.17"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 6138, 6137, 6136, 6135, 6134, 6133, 6132, 6131 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:42.20-42.31"
          }
        },
        "uart_I.uart_rx_fifo_I.ram_wr_ena": {
          "hide_name": 0,
          "bits": [ 6173 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I ram_wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:43.7-43.17"
          }
        },
        "uart_I.uart_rx_fifo_I.rd_data": {
          "hide_name": 0,
          "bits": [ 6189, 6197, 6193, 6201, 6191, 6199, 6195, 6203 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:26.26-26.33"
          }
        },
        "uart_I.uart_rx_fifo_I.rd_empty": {
          "hide_name": 0,
          "bits": [ 6475 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I rd_empty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:28.14-28.22"
          }
        },
        "uart_I.uart_rx_fifo_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:31.14-31.17"
          }
        },
        "uart_I.uart_rx_fifo_I.wr_data": {
          "hide_name": 0,
          "bits": [ 6138, 6137, 6136, 6135, 6134, 6133, 6132, 6131 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:22.26-22.33"
          }
        },
        "uart_I.uart_rx_fifo_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 6173 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_fifo_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:23.14-23.20"
          }
        },
        "uart_I.uart_rx_stb": {
          "hide_name": 0,
          "bits": [ 6140 ],
          "attributes": {
            "hdlname": "uart_I uart_rx_stb",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:62.14-62.25"
          }
        },
        "uart_I.uart_tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "uart_I uart_tx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:17.14-17.21"
          }
        },
        "uart_I.uart_tx_I.ack": {
          "hide_name": 0,
          "bits": [ 6258 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:18.14-18.17"
          }
        },
        "uart_I.uart_tx_I.ack_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 6261 ],
          "attributes": {
          }
        },
        "uart_I.uart_tx_I.bit_cnt": {
          "hide_name": 0,
          "bits": [ 6271, 6269, 6267, 6273, 6264 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I bit_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:29.12-29.19"
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 6270, 6268, 6266, 6272, 6262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6274 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6275 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6276 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:55.15-55.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.bit_cnt_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 6265 ],
          "attributes": {
          }
        },
        "uart_I.uart_tx_I.ce": {
          "hide_name": 0,
          "bits": [ 6279 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I ce",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:25.17-25.19"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 7248, 7249, 7250, 7251, 7252, 7253, 7254, 7255, 7256, 7257, 7258, 7259, 6278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6280 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 6281 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 6283 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 6285 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 6287 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6012, 6263, 6292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6011, 6263, 6293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6296, 6325, 6322, 6318, 6314, 6310, 6306, 6302, 6300, 6297, 6298, 6294 ],
          "attributes": {
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6015, 6263, 6291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6016, 6263, 6299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6017, 6263, 6301 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6289 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6018, 6263, 6305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6303 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6019, 6263, 6309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6307 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6020, 6263, 6313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6311 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 6021, 6263, 6317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 6022, 6321, 6263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6319 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:46.15-46.26|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_I.ce_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 6013, 6324, 6263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 6326 ],
          "attributes": {
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I0_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 6259, 6277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 6327 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:58.2-64.34|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/usr/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_1_Q": {
          "hide_name": 0,
          "bits": [ 6349, 6331, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_2_Q": {
          "hide_name": 0,
          "bits": [ 6348, 6333, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_3_Q": {
          "hide_name": 0,
          "bits": [ 6347, 6335, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_4_Q": {
          "hide_name": 0,
          "bits": [ 6346, 6337, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_5_Q": {
          "hide_name": 0,
          "bits": [ 6345, 6339, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_6_Q": {
          "hide_name": 0,
          "bits": [ 6344, 6341, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_7_Q": {
          "hide_name": 0,
          "bits": [ 6343, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_1_O_SB_DFFES_E_Q": {
          "hide_name": 0,
          "bits": [ 6350, 6329, 6257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.ce_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6014, 6295, 6263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:20.14-20.17"
          }
        },
        "uart_I.uart_tx_I.data": {
          "hide_name": 0,
          "bits": [ 6344, 6345, 6346, 6347, 6348, 6349, 6350, 6351 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:16.20-16.24"
          }
        },
        "uart_I.uart_tx_I.div": {
          "hide_name": 0,
          "bits": [ 6014, 6013, 6022, 6021, 6020, 6019, 6018, 6017, 6016, 6015, 6012, 6011 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I div",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:19.30-19.33"
          }
        },
        "uart_I.uart_tx_I.div_cnt": {
          "hide_name": 0,
          "bits": [ 6295, 6323, 6320, 6316, 6312, 6308, 6304, 6290, 6288, 6286, 6284, 6282, 6279 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I div_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:28.20-28.27"
          }
        },
        "uart_I.uart_tx_I.go": {
          "hide_name": 0,
          "bits": [ 6257 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I go",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:25.7-25.9"
          }
        },
        "uart_I.uart_tx_I.go_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6352, 6342, 6340, 6338, 6336, 6334, 6332, 6330, 6328 ],
          "attributes": {
          }
        },
        "uart_I.uart_tx_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:21.14-21.17"
          }
        },
        "uart_I.uart_tx_I.shift": {
          "hide_name": 0,
          "bits": [ 26, 7260, 7261, 7262, 7263, 7264, 7265, 7266, 7267, "1" ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I shift",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:27.12-27.17",
            "unused_bits": "1 2 3 4 5 6 7 8"
          }
        },
        "uart_I.uart_tx_I.tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_I tx",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_tx.v:15.14-15.16"
          }
        },
        "uart_I.uart_tx_ack": {
          "hide_name": 0,
          "bits": [ 6258 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:58.14-58.25"
          }
        },
        "uart_I.uart_tx_data": {
          "hide_name": 0,
          "bits": [ 6344, 6345, 6346, 6347, 6348, 6349, 6350, 6351 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:56.14-56.26"
          }
        },
        "uart_I.uart_tx_fifo_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:30.14-30.17"
          }
        },
        "uart_I.uart_tx_fifo_I.full": {
          "hide_name": 0,
          "bits": [ 6354 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I full",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:57.7-57.11"
          }
        },
        "uart_I.uart_tx_fifo_I.full_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 6353 ],
          "attributes": {
          }
        },
        "uart_I.uart_tx_fifo_I.full_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6258, 6355, 6356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_dec": {
          "hide_name": 0,
          "bits": [ 6361 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I lvl_dec",
            "keep": "true",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:51.25-51.32"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov": {
          "hide_name": 0,
          "bits": [ 6364 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I lvl_mov",
            "keep": "true",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:52.25-52.32"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 6362 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ "0", 6363, 6364, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6354, 6357, 6358, 6359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6367, 6383, 6384, 6386, 6388, 6389, 6381, 6390, 6378, 6376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ "0", 6371, 6361, 6377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6377 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ "0", 6373, 6361, 6380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6380 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ "0", 6366, 6361, 6362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ "0", 6370, 6361, 6365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6365 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ "0", 6369, 6361, 6385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6385 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ "0", 6368, 6361, 6387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6387 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ "0", 6374, 6361, 6382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 6382 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ "0", 6372, 6361, 6379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 6379 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.lvl_mov_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6375 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:71.13-71.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:26.14-26.17"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ "0", "0", 6398, 6418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ "0", "0", 6397, 6417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_2": {
          "hide_name": 0,
          "bits": [ "0", "0", 6396, 6420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_3": {
          "hide_name": 0,
          "bits": [ "0", "0", 6395, 6422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_4": {
          "hide_name": 0,
          "bits": [ "0", "0", 6394, 6424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_5": {
          "hide_name": 0,
          "bits": [ "0", "0", 6393, 6426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_6": {
          "hide_name": 0,
          "bits": [ "0", "0", 6392, 6428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_7": {
          "hide_name": 0,
          "bits": [ "0", "0", 6391, 6399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_8": {
          "hide_name": 0,
          "bits": [ 6399 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 6418 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6431, 6430, 6429, 6427, 6425, 6423, 6421, 6419, 6432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6426 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6424 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6422 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6420 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6417 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RADDR_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6428 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:112.19-112.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 6344, 6400, 6348, 6401, 6346, 6402, 6350, 6403, 6345, 6404, 6349, 6405, 6347, 6406, 6351, 6407 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ "0", "0", 6415, 6434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ "0", "0", 6414, 6433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_2": {
          "hide_name": 0,
          "bits": [ "0", "0", 6413, 6436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_3": {
          "hide_name": 0,
          "bits": [ "0", "0", 6412, 6438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_4": {
          "hide_name": 0,
          "bits": [ "0", "0", 6411, 6440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_5": {
          "hide_name": 0,
          "bits": [ "0", "0", 6410, 6442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_6": {
          "hide_name": 0,
          "bits": [ "0", "0", 6409, 6444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_7": {
          "hide_name": 0,
          "bits": [ "0", "0", 6408, 6416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_8": {
          "hide_name": 0,
          "bits": [ 6416 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 6434 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6447, 6446, 6445, 6443, 6441, 6439, 6437, 6435, 6448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6433 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6444 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6442 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6438 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6436 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.ram.0.0_WADDR_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6440 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:99.19-99.34|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 6344, 6345, 6346, 6347, 6348, 6349, 6350, 6351 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:23.27-23.34"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 6360 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:24.14-24.20"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:19.27-19.34"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 6355 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/ram_sdp.v:20.14-20.20"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_rd_data": {
          "hide_name": 0,
          "bits": [ 6344, 6345, 6346, 6347, 6348, 6349, 6350, 6351 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:46.20-46.31"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_rd_ena": {
          "hide_name": 0,
          "bits": [ 6360 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:47.7-47.17"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_rd_ena_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6258, 6259, 6260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_wr_data": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:42.20-42.31"
          }
        },
        "uart_I.uart_tx_fifo_I.ram_wr_ena": {
          "hide_name": 0,
          "bits": [ 6355 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I ram_wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:43.7-43.17"
          }
        },
        "uart_I.uart_tx_fifo_I.rd_data": {
          "hide_name": 0,
          "bits": [ 6344, 6345, 6346, 6347, 6348, 6349, 6350, 6351 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:26.26-26.33"
          }
        },
        "uart_I.uart_tx_fifo_I.rd_empty": {
          "hide_name": 0,
          "bits": [ 6461 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I rd_empty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:28.14-28.22"
          }
        },
        "uart_I.uart_tx_fifo_I.rd_ena": {
          "hide_name": 0,
          "bits": [ 6258 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I rd_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:27.14-27.20"
          }
        },
        "uart_I.uart_tx_fifo_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:31.14-31.17"
          }
        },
        "uart_I.uart_tx_fifo_I.wr_data": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:22.26-22.33"
          }
        },
        "uart_I.uart_tx_fifo_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 6355 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I wr_ena",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:23.14-23.20"
          }
        },
        "uart_I.uart_tx_fifo_I.wr_full": {
          "hide_name": 0,
          "bits": [ 6354 ],
          "attributes": {
            "hdlname": "uart_I uart_tx_fifo_I wr_full",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/fifo_sync_ram.v:24.14-24.21"
          }
        },
        "uart_I.ub_ack": {
          "hide_name": 0,
          "bits": [ 5979 ],
          "attributes": {
            "hdlname": "uart_I ub_ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:74.16-74.22"
          }
        },
        "uart_I.ub_ack_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6449 ],
          "attributes": {
          }
        },
        "uart_I.ub_ack_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6450, 6451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.ub_rd_ctrl": {
          "hide_name": 0,
          "bits": [ 6453 ],
          "attributes": {
            "hdlname": "uart_I ub_rd_ctrl",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:71.16-71.26"
          }
        },
        "uart_I.ub_rd_ctrl_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6452 ],
          "attributes": {
          }
        },
        "uart_I.ub_rd_ctrl_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6140, 6170, 6171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.ub_rd_data": {
          "hide_name": 0,
          "bits": [ 6255 ],
          "attributes": {
            "hdlname": "uart_I ub_rd_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:70.16-70.26"
          }
        },
        "uart_I.ub_rd_data_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6456 ],
          "attributes": {
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_1_I2": {
          "hide_name": 0,
          "bits": [ 6140, 6170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_1_I3": {
          "hide_name": 0,
          "bits": [ 6254, 6255, 6170, 6458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 6459 ],
          "attributes": {
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 6457 ],
          "attributes": {
          }
        },
        "uart_I.ub_rd_data_SB_LUT4_I1_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 6254, 6255, 6256, 6143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.ub_rdata": {
          "hide_name": 0,
          "bits": [ 6469, 6468, 6467, 6466, 6465, 6463, 6477, 6476, 6474, 6473, 6472, 6471, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 6470, 6462, 6454, 6254 ],
          "attributes": {
            "hdlname": "uart_I ub_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:69.16-69.24"
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 6253, 6247, 6248, 6249, 6250, 6251, 6252, 6246 ],
          "attributes": {
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_9_R": {
          "hide_name": 0,
          "bits": [ 706, 6464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.ub_rdata_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 6460 ],
          "attributes": {
          }
        },
        "uart_I.ub_wr_data": {
          "hide_name": 0,
          "bits": [ 6355 ],
          "attributes": {
            "hdlname": "uart_I ub_wr_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:72.16-72.26"
          }
        },
        "uart_I.ub_wr_data_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6507 ],
          "attributes": {
          }
        },
        "uart_I.ub_wr_data_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6354, 6508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_I.ub_wr_div": {
          "hide_name": 0,
          "bits": [ 6010 ],
          "attributes": {
            "hdlname": "uart_I ub_wr_div",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:73.16-73.25"
          }
        },
        "uart_I.ub_wr_div_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6509 ],
          "attributes": {
          }
        },
        "uart_I.urf_empty": {
          "hide_name": 0,
          "bits": [ 6475 ],
          "attributes": {
            "hdlname": "uart_I urf_empty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:42.14-42.23"
          }
        },
        "uart_I.urf_overflow": {
          "hide_name": 0,
          "bits": [ 6455 ],
          "attributes": {
            "hdlname": "uart_I urf_overflow",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:44.14-44.26"
          }
        },
        "uart_I.urf_overflow_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 6172 ],
          "attributes": {
          }
        },
        "uart_I.urf_rdata": {
          "hide_name": 0,
          "bits": [ 6189, 6197, 6193, 6201, 6191, 6199, 6195, 6203 ],
          "attributes": {
            "hdlname": "uart_I urf_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:40.14-40.23"
          }
        },
        "uart_I.urf_wdata": {
          "hide_name": 0,
          "bits": [ 6138, 6137, 6136, 6135, 6134, 6133, 6132, 6131 ],
          "attributes": {
            "hdlname": "uart_I urf_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:37.14-37.23"
          }
        },
        "uart_I.urf_wren": {
          "hide_name": 0,
          "bits": [ 6173 ],
          "attributes": {
            "hdlname": "uart_I urf_wren",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:38.14-38.22"
          }
        },
        "uart_I.utf_empty": {
          "hide_name": 0,
          "bits": [ 6461 ],
          "attributes": {
            "hdlname": "uart_I utf_empty",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:53.14-53.23"
          }
        },
        "uart_I.utf_full": {
          "hide_name": 0,
          "bits": [ 6354 ],
          "attributes": {
            "hdlname": "uart_I utf_full",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:50.14-50.22"
          }
        },
        "uart_I.utf_rdata": {
          "hide_name": 0,
          "bits": [ 6344, 6345, 6346, 6347, 6348, 6349, 6350, 6351 ],
          "attributes": {
            "hdlname": "uart_I utf_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:51.14-51.23"
          }
        },
        "uart_I.utf_rden": {
          "hide_name": 0,
          "bits": [ 6258 ],
          "attributes": {
            "hdlname": "uart_I utf_rden",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:52.14-52.22"
          }
        },
        "uart_I.utf_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74 ],
          "attributes": {
            "hdlname": "uart_I utf_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:48.14-48.23"
          }
        },
        "uart_I.utf_wren": {
          "hide_name": 0,
          "bits": [ 6355 ],
          "attributes": {
            "hdlname": "uart_I utf_wren",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:49.14-49.22"
          }
        },
        "uart_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 5979 ],
          "attributes": {
            "hdlname": "uart_I wb_ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:26.23-26.29"
          }
        },
        "uart_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 706, 704 ],
          "attributes": {
            "hdlname": "uart_I wb_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:21.23-21.30"
          }
        },
        "uart_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 6450 ],
          "attributes": {
            "hdlname": "uart_I wb_cyc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:25.23-25.29"
          }
        },
        "uart_I.wb_cyc_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6510 ],
          "attributes": {
          }
        },
        "uart_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ 6469, 6468, 6467, 6466, 6465, 6463, 6477, 6476, 6474, 6473, 6472, 6471, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 6470, 6462, 6454, 6254 ],
          "attributes": {
            "hdlname": "uart_I wb_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:22.23-22.31"
          }
        },
        "uart_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "uart_I wb_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:23.23-23.31"
          }
        },
        "uart_I.wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "uart_I wb_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/uart_wb.v:24.23-24.28"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:28.14-28.21"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:29.14-29.21"
          }
        },
        "vex_externalInterruptArray": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:58.14-58.40"
          }
        },
        "vex_externalResetVector": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:55.14-55.37"
          }
        },
        "vex_softwareInterrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:57.14-57.35"
          }
        },
        "vex_timerInterrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:56.14-56.32"
          }
        },
        "vid_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:41.21-41.24"
          }
        },
        "vid_I.dly_de.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I dly_de clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:23.14-23.17"
          }
        },
        "vid_I.dly_de.d": {
          "hide_name": 0,
          "bits": [ 6609 ],
          "attributes": {
            "hdlname": "vid_I dly_de d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:21.14-21.15"
          }
        },
        "vid_I.dly_de.dl": {
          "hide_name": 0,
          "bits": [ 6513, 6511, 6512, 6514 ],
          "attributes": {
            "hdlname": "vid_I dly_de dl",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:26.18-26.20"
          }
        },
        "vid_I.dly_de.q": {
          "hide_name": 0,
          "bits": [ 6514 ],
          "attributes": {
            "hdlname": "vid_I dly_de q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:22.14-22.15"
          }
        },
        "vid_I.dly_hsync.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I dly_hsync clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:23.14-23.17"
          }
        },
        "vid_I.dly_hsync.d": {
          "hide_name": 0,
          "bits": [ 6516 ],
          "attributes": {
            "hdlname": "vid_I dly_hsync d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:21.14-21.15"
          }
        },
        "vid_I.dly_hsync.d_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.dly_hsync.d_SB_LUT4_O_I3_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 7268, 7268, 7268, "0", 6517, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:0.0-0.0|/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:113.4-118.11|/usr/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "3 4 5"
          }
        },
        "vid_I.dly_hsync.dl": {
          "hide_name": 0,
          "bits": [ 6522, 6520, 6521, 6523 ],
          "attributes": {
            "hdlname": "vid_I dly_hsync dl",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:26.18-26.20"
          }
        },
        "vid_I.dly_hsync.q": {
          "hide_name": 0,
          "bits": [ 6523 ],
          "attributes": {
            "hdlname": "vid_I dly_hsync q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:22.14-22.15"
          }
        },
        "vid_I.dly_vsync.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I dly_vsync clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:23.14-23.17"
          }
        },
        "vid_I.dly_vsync.d": {
          "hide_name": 0,
          "bits": [ 6525 ],
          "attributes": {
            "hdlname": "vid_I dly_vsync d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:21.14-21.15"
          }
        },
        "vid_I.dly_vsync.d_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.dly_vsync.dl": {
          "hide_name": 0,
          "bits": [ 6529, 6527, 6528, 6530 ],
          "attributes": {
            "hdlname": "vid_I dly_vsync dl",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:26.18-26.20"
          }
        },
        "vid_I.dly_vsync.q": {
          "hide_name": 0,
          "bits": [ 6530 ],
          "attributes": {
            "hdlname": "vid_I dly_vsync q",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/delay.v:22.14-22.15"
          }
        },
        "vid_I.fb_I.a_addr_0": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685 ],
          "attributes": {
            "hdlname": "vid_I fb_I a_addr_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:21.21-21.29"
          }
        },
        "vid_I.fb_I.a_rdata_1": {
          "hide_name": 0,
          "bits": [ 6489, 6478, 6481, 6491, 6493, 6495, 6497, 6499, 6501, 6503, 6505, 6483, 6545, 6546, 6547, 6548, 6567, 6568, 6569, 6570, 6571, 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6485, 6486, 6487, 6488 ],
          "attributes": {
            "hdlname": "vid_I fb_I a_rdata_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:22.21-22.30"
          }
        },
        "vid_I.fb_I.a_wdata_0": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "vid_I fb_I a_wdata_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:23.21-23.30"
          }
        },
        "vid_I.fb_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I fb_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:29.14-29.17"
          }
        },
        "vid_I.fb_I.ram_rdata": {
          "hide_name": 0,
          "bits": [ 6489, 6478, 6481, 6491, 6493, 6495, 6497, 6499, 6501, 6503, 6505, 6483, 6545, 6546, 6547, 6548, 6567, 6568, 6569, 6570, 6571, 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6485, 6486, 6487, 6488 ],
          "attributes": {
            "hdlname": "vid_I fb_I ram_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:36.14-36.23"
          }
        },
        "vid_I.fb_I.ram_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "vid_I fb_I ram_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:37.14-37.23"
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS": {
          "hide_name": 0,
          "bits": [ 6544 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_1": {
          "hide_name": 0,
          "bits": [ 6543 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_10": {
          "hide_name": 0,
          "bits": [ 6534 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_11": {
          "hide_name": 0,
          "bits": [ 6533 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_12": {
          "hide_name": 0,
          "bits": [ 6532 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_13": {
          "hide_name": 0,
          "bits": [ 6531 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_2": {
          "hide_name": 0,
          "bits": [ 6542 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_3": {
          "hide_name": 0,
          "bits": [ 6541 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_4": {
          "hide_name": 0,
          "bits": [ 6540 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_5": {
          "hide_name": 0,
          "bits": [ 6539 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_6": {
          "hide_name": 0,
          "bits": [ 6538 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_7": {
          "hide_name": 0,
          "bits": [ 6537 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_8": {
          "hide_name": 0,
          "bits": [ 6536 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_ADDRESS_9": {
          "hide_name": 0,
          "bits": [ 6535 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN": {
          "hide_name": 0,
          "bits": [ 121, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_1": {
          "hide_name": 0,
          "bits": [ 228, 121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 469, 6565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.fb_I.spram_I[0]_MASKWREN_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 32, 33, 32, 33, 32, 33, 32, 33, 32, 33, 32, 33, 32, 33, 32, 33 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "vid_I.fb_I.spram_I[0]_WREN": {
          "hide_name": 0,
          "bits": [ 6549 ],
          "attributes": {
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN": {
          "hide_name": 0,
          "bits": [ 121, 229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_1": {
          "hide_name": 0,
          "bits": [ 121, 226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 469, 914, 6579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 469, 914, 6580 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.fb_I.spram_I[1]_MASKWREN_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 76, 77, 76, 77, 76, 77, 76, 77, 76, 77, 76, 77, 76, 77, 76, 77 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "vid_I.fb_I.v_addr_0": {
          "hide_name": 0,
          "bits": [ 6554, 6553, 6552, 6550, 6563, 6562, 6561, 6560, 6559, 6558, 6557, 6556, 6555, 6564 ],
          "attributes": {
            "hdlname": "vid_I fb_I v_addr_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:16.21-16.29"
          }
        },
        "vid_I.fb_I.v_data_1": {
          "hide_name": 0,
          "bits": [ 6489, 6478, 6481, 6491, 6493, 6495, 6497, 6499, 6501, 6503, 6505, 6483, 6545, 6546, 6547, 6548, 6567, 6568, 6569, 6570, 6571, 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6485, 6486, 6487, 6488 ],
          "attributes": {
            "hdlname": "vid_I fb_I v_data_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:17.21-17.29"
          }
        },
        "vid_I.fb_I.v_re_0": {
          "hide_name": 0,
          "bits": [ 6551 ],
          "attributes": {
            "hdlname": "vid_I fb_I v_re_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_framebuf.v:18.21-18.27"
          }
        },
        "vid_I.fb_a_addr_0": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685 ],
          "attributes": {
            "hdlname": "vid_I fb_a_addr_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:52.14-52.25"
          }
        },
        "vid_I.fb_a_rdata_1": {
          "hide_name": 0,
          "bits": [ 6489, 6478, 6481, 6491, 6493, 6495, 6497, 6499, 6501, 6503, 6505, 6483, 6545, 6546, 6547, 6548, 6567, 6568, 6569, 6570, 6571, 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6485, 6486, 6487, 6488 ],
          "attributes": {
            "hdlname": "vid_I fb_a_rdata_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:53.14-53.26"
          }
        },
        "vid_I.fb_a_wdata_0": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "vid_I fb_a_wdata_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:54.14-54.26"
          }
        },
        "vid_I.fb_v_addr_0": {
          "hide_name": 0,
          "bits": [ 6554, 6553, 6552, 6550, 6563, 6562, 6561, 6560, 6559, 6558, 6557, 6556, 6555, 6564 ],
          "attributes": {
            "hdlname": "vid_I fb_v_addr_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:49.14-49.25"
          }
        },
        "vid_I.fb_v_data_1": {
          "hide_name": 0,
          "bits": [ 6489, 6478, 6481, 6491, 6493, 6495, 6497, 6499, 6501, 6503, 6505, 6483, 6545, 6546, 6547, 6548, 6567, 6568, 6569, 6570, 6571, 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6485, 6486, 6487, 6488 ],
          "attributes": {
            "hdlname": "vid_I fb_v_data_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:50.14-50.25"
          }
        },
        "vid_I.fb_v_re_0": {
          "hide_name": 0,
          "bits": [ 6551 ],
          "attributes": {
            "hdlname": "vid_I fb_v_re_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:51.14-51.23"
          }
        },
        "vid_I.hdmi_b": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20 ],
          "attributes": {
            "hdlname": "vid_I hdmi_b",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:25.20-25.26"
          }
        },
        "vid_I.hdmi_clk": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "hdlname": "vid_I hdmi_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:29.20-29.28"
          }
        },
        "vid_I.hdmi_de": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "vid_I hdmi_de",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:28.20-28.27"
          }
        },
        "vid_I.hdmi_g": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "hdlname": "vid_I hdmi_g",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:24.20-24.26"
          }
        },
        "vid_I.hdmi_hsync": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "hdlname": "vid_I hdmi_hsync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:26.20-26.30"
          }
        },
        "vid_I.hdmi_r": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12 ],
          "attributes": {
            "hdlname": "vid_I hdmi_r",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:23.20-23.26"
          }
        },
        "vid_I.hdmi_vsync": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "vid_I hdmi_vsync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:27.20-27.30"
          }
        },
        "vid_I.pal_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I pal_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_palette.v:25.13-25.16"
          }
        },
        "vid_I.pal_I.ebr_I_WCLKE": {
          "hide_name": 0,
          "bits": [ 6608 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_palette.v:31.4-43.3|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "vid_I.pal_I.r_addr_0": {
          "hide_name": 0,
          "bits": [ 6584, 6585, 6586, 6587, 6588, 6589, 6590, 6591 ],
          "attributes": {
            "hdlname": "vid_I pal_I r_addr_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_palette.v:21.21-21.29"
          }
        },
        "vid_I.pal_I.r_data_1": {
          "hide_name": 0,
          "bits": [ 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599, 6600, 6601, 6602, 6603, 6604, 6605, 6606, 6607 ],
          "attributes": {
            "hdlname": "vid_I pal_I r_data_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_palette.v:22.21-22.29",
            "unused_bits": "0 5 6 11"
          }
        },
        "vid_I.pal_I.w_addr_0": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691 ],
          "attributes": {
            "hdlname": "vid_I pal_I w_addr_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_palette.v:16.21-16.29"
          }
        },
        "vid_I.pal_I.w_data_0": {
          "hide_name": 0,
          "bits": [ 72, 62, 70, 66, 74, 65, 73, 63, 71, 67, 75, 107, 97, 105, 101, 109 ],
          "attributes": {
            "hdlname": "vid_I pal_I w_data_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_palette.v:17.21-17.29"
          }
        },
        "vid_I.pal_r_addr_0": {
          "hide_name": 0,
          "bits": [ 6584, 6585, 6586, 6587, 6588, 6589, 6590, 6591 ],
          "attributes": {
            "hdlname": "vid_I pal_r_addr_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:64.14-64.26"
          }
        },
        "vid_I.pal_r_data_1": {
          "hide_name": 0,
          "bits": [ 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599, 6600, 6601, 6602, 6603, 6604, 6605, 6606, 6607 ],
          "attributes": {
            "hdlname": "vid_I pal_r_data_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:65.14-65.26",
            "unused_bits": "0 5 6 11"
          }
        },
        "vid_I.pal_w_addr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691 ],
          "attributes": {
            "hdlname": "vid_I pal_w_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:60.14-60.24"
          }
        },
        "vid_I.pal_w_data": {
          "hide_name": 0,
          "bits": [ 72, 62, 70, 66, 74, 65, 73, 63, 71, 67, 75, 107, 97, 105, 101, 109 ],
          "attributes": {
            "hdlname": "vid_I pal_w_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:61.14-61.24"
          }
        },
        "vid_I.phy_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I phy_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:55.14-55.17"
          }
        },
        "vid_I.phy_I.hdmi_clk": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "hdlname": "vid_I phy_I hdmi_clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:46.23-46.31"
          }
        },
        "vid_I.phy_I.hdmi_data": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 13, 14, 15, 16, 9, 10, 11, 12 ],
          "attributes": {
            "hdlname": "vid_I phy_I hdmi_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:42.23-42.32"
          }
        },
        "vid_I.phy_I.hdmi_de": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "vid_I phy_I hdmi_de",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:45.23-45.30"
          }
        },
        "vid_I.phy_I.hdmi_hsync": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "hdlname": "vid_I phy_I hdmi_hsync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:43.23-43.33"
          }
        },
        "vid_I.phy_I.hdmi_vsync": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "vid_I phy_I hdmi_vsync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:44.23-44.33"
          }
        },
        "vid_I.phy_I.in_data": {
          "hide_name": 0,
          "bits": [ 6593, 6594, 6595, 6596, 6599, 6600, 6601, 6602, 6604, 6605, 6606, 6607 ],
          "attributes": {
            "hdlname": "vid_I phy_I in_data",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:49.23-49.30"
          }
        },
        "vid_I.phy_I.in_de": {
          "hide_name": 0,
          "bits": [ 6514 ],
          "attributes": {
            "hdlname": "vid_I phy_I in_de",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:52.23-52.28"
          }
        },
        "vid_I.phy_I.in_hsync": {
          "hide_name": 0,
          "bits": [ 6523 ],
          "attributes": {
            "hdlname": "vid_I phy_I in_hsync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:50.23-50.31"
          }
        },
        "vid_I.phy_I.in_vsync": {
          "hide_name": 0,
          "bits": [ 6530 ],
          "attributes": {
            "hdlname": "vid_I phy_I in_vsync",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/hdmi_phy_1x.v:51.23-51.31"
          }
        },
        "vid_I.pp_active_1": {
          "hide_name": 0,
          "bits": [ 6513 ],
          "attributes": {
            "hdlname": "vid_I pp_active_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:81.14-81.25"
          }
        },
        "vid_I.pp_addr_base_1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 6631, 6629, 6627, 6625, 6623, 6621, 6619, 6617, 6615, 6612 ],
          "attributes": {
            "hdlname": "vid_I pp_addr_base_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:84.14-84.28"
          }
        },
        "vid_I.pp_addr_cur_1": {
          "hide_name": 0,
          "bits": [ 6583, 6581, 6554, 6553, 6552, 6550, 6563, 6562, 6561, 6560, 6559, 6558, 6557, 6556, 6555, 6564 ],
          "attributes": {
            "hdlname": "vid_I pp_addr_cur_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:85.14-85.27"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6632, 6633, 6634, 6635, 6636, 6637, 7269, 7270, 7271, 7272, 7273, 7274, 7275, 7276, 7277, 7278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "6 7 8 9 10 11 12 13 14 15"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6638 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6639 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6640 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6641 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6642 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 6643 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 6644 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 6645 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 6646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6627, 6611, 6613, 6648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 6649 ],
          "attributes": {
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6652, 6654, 6655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 6653 ],
          "attributes": {
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6629, 6611, 6613, 6656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6631, 6611, 6613, 6657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6658, 6659, 6660, 6662, 6664, 6666, 6669, 6672, 6675, 6678 ],
          "offset": 6,
          "attributes": {
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6625, 6611, 6613, 6661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6623, 6611, 6613, 6663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6647 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6621, 6611, 6613, 6665 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6667 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6619, 6611, 6613, 6668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6670 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6617, 6611, 6613, 6671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6673 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 6615, 6611, 6613, 6674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6676 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 6612, 6611, 6613, 6677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.pp_addr_cur_1_SB_DFFSR_Q_D_SB_LUT4_O_5_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_8_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6679 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:243.21-243.46|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_data_3": {
          "hide_name": 0,
          "bits": [ 6584, 6585, 6586, 6587, 6588, 6589, 6590, 6591, 6705, 6703, 6701, 6699, 6697, 6695, 6729, 6727, 6725, 6723, 6721, 6719, 6717, 6711, 6693, 6691, 6688, 6687, 6686, 6685, 6684, 6683, 6682, 6680 ],
          "attributes": {
            "hdlname": "vid_I pp_data_3",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:88.14-88.23"
          }
        },
        "vid_I.pp_data_3_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 6681 ],
          "attributes": {
          }
        },
        "vid_I.pp_data_4": {
          "hide_name": 0,
          "bits": [ 6593, 6594, 6595, 6596, 6599, 6600, 6601, 6602, 6604, 6605, 6606, 6607 ],
          "attributes": {
            "hdlname": "vid_I pp_data_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:95.14-95.23"
          }
        },
        "vid_I.pp_data_load_2": {
          "hide_name": 0,
          "bits": [ 6689 ],
          "attributes": {
            "hdlname": "vid_I pp_data_load_2",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:87.14-87.28"
          }
        },
        "vid_I.pp_data_load_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6715, 6714, 6713, 6712, 6709, 6708, 6707, 6706, 6704, 6702, 6700, 6698, 6696, 6694, 6728, 6726, 6724, 6722, 6720, 6718, 6716, 6710, 6692, 6690 ],
          "attributes": {
          }
        },
        "vid_I.pp_de_4": {
          "hide_name": 0,
          "bits": [ 6514 ],
          "attributes": {
            "hdlname": "vid_I pp_de_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:98.14-98.21"
          }
        },
        "vid_I.pp_dither_b_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "vid_I pp_dither_b_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:93.14-93.27"
          }
        },
        "vid_I.pp_dither_ena_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "vid_I pp_dither_ena_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:90.14-90.29"
          }
        },
        "vid_I.pp_dither_g_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "vid_I pp_dither_g_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:92.14-92.27"
          }
        },
        "vid_I.pp_dither_r_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "vid_I pp_dither_r_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:91.14-91.27"
          }
        },
        "vid_I.pp_hsync_4": {
          "hide_name": 0,
          "bits": [ 6523 ],
          "attributes": {
            "hdlname": "vid_I pp_hsync_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:96.14-96.24"
          }
        },
        "vid_I.pp_vsync_4": {
          "hide_name": 0,
          "bits": [ 6530 ],
          "attributes": {
            "hdlname": "vid_I pp_vsync_4",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:97.14-97.24"
          }
        },
        "vid_I.pp_xdbl_1": {
          "hide_name": 0,
          "bits": [ 6582 ],
          "attributes": {
            "hdlname": "vid_I pp_xdbl_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:83.14-83.23"
          }
        },
        "vid_I.pp_xdbl_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 6730 ],
          "attributes": {
          }
        },
        "vid_I.pp_ydbl_1": {
          "hide_name": 0,
          "bits": [ 6733 ],
          "attributes": {
            "hdlname": "vid_I pp_ydbl_1",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:82.14-82.23"
          }
        },
        "vid_I.pp_ydbl_1_SB_CARRY_I1_1_CO": {
          "hide_name": 0,
          "bits": [ 6734 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_CARRY_I1_CI": {
          "hide_name": 0,
          "bits": [ 6731 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 6732 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 6740, 6743, 7279, 6742, 6736 ],
          "attributes": {
            "unused_bits": "2"
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6630, 6628, 6626, 6624, 6622, 6620, 6618, 6616, 6614, 6610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6735 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6744 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6745 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6746 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6747 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_ydbl_1_SB_LUT4_I2_O_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 6748 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:236.23-236.69|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.pp_yscale_state": {
          "hide_name": 0,
          "bits": [ 6739, 6741, 6738, 6737 ],
          "attributes": {
            "hdlname": "vid_I pp_yscale_state",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:198.12-198.27"
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 6749 ],
          "offset": 2,
          "attributes": {
          }
        },
        "vid_I.pp_yscale_state_SB_DFFESR_Q_3_R": {
          "hide_name": 0,
          "bits": [ 6750 ],
          "attributes": {
          }
        },
        "vid_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "vid_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:42.21-42.24"
          }
        },
        "vid_I.tg_active_0": {
          "hide_name": 0,
          "bits": [ 6609 ],
          "attributes": {
            "hdlname": "vid_I tg_active_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:70.14-70.25"
          }
        },
        "vid_I.tg_h_first_0": {
          "hide_name": 0,
          "bits": [ 6611 ],
          "attributes": {
            "hdlname": "vid_I tg_h_first_0",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:71.14-71.26"
          }
        },
        "vid_I.tgen_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I tgen_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:62.14-62.17"
          }
        },
        "vid_I.tgen_I.h_cnt": {
          "hide_name": 0,
          "bits": [ 7280, 7281, 7282, 7283, 7284, 7285, 7286, 7287, 7288, 7289, 6752 ],
          "attributes": {
            "hdlname": "vid_I tgen_I h_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:75.19-75.24",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9"
          }
        },
        "vid_I.tgen_I.h_last": {
          "hide_name": 0,
          "bits": [ 6752 ],
          "attributes": {
            "hdlname": "vid_I tgen_I h_last",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:77.7-77.13"
          }
        },
        "vid_I.tgen_I.h_last_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 6754, 7290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:106.14-106.29|/usr/bin/../share/yosys/techmap.v:270.23-270.24",
            "unused_bits": "1 "
          }
        },
        "vid_I.tgen_I.h_last_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6754, 6753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:106.14-106.29|/usr/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "vid_I.tgen_I.h_last_SB_LUT4_I3_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 6518, 6519, 6752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux": {
          "hide_name": 0,
          "bits": [ 6759, 6758, 6762, 6765, 6787, 6777, 6785, 6769, 6774, 6782, 6751 ],
          "attributes": {
            "hdlname": "vid_I tgen_I h_mux",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:74.19-74.24"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 6752, 6756, "1", 6757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6757 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 6752, 6760, "1", 6761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6761 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 6752, 6763, "1", 6764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6764 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 6752, 6767, "1", 6768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6768 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 6752, 6772, "1", 6773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6773 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6518, 6519, 6752, 6776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_6_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 6778, "1", 6779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_6_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6779 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 6518, 6519, 6752, 6781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 6518, 6752, 6784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_8_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 6771, "1", 6770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_8_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6770 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 6518, 6752, 6786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_9_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 6780, "1", 6766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_9_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6766 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6755 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 6775 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.h_mux_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 6783, "1", 6775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:93.18-93.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.h_zone": {
          "hide_name": 0,
          "bits": [ 7291, 7290 ],
          "attributes": {
            "hdlname": "vid_I tgen_I h_zone",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:72.13-72.19",
            "unused_bits": "0 1"
          }
        },
        "vid_I.tgen_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "vid_I tgen_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:63.14-63.17"
          }
        },
        "vid_I.tgen_I.v_ce": {
          "hide_name": 0,
          "bits": [ 6655 ],
          "attributes": {
            "hdlname": "vid_I tgen_I v_ce",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:89.7-89.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[0].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ 6789 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[1].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ "0", 6791, "1", 6789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[1].genblk1.dff_I_Q_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 6792 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[2].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ "0", 6794, "1", 6792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[2].genblk1.dff_I_Q_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 6795 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[3].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ "0", 6798, "1", 6795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[3].genblk1.dff_I_Q_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 6799 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[4].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ "0", 6802, "1", 6799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[5].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ 6654, 6806, "1", 6803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[5].genblk1.dff_I_Q_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 6807 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[6].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ "0", 6809, "1", 6807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[6].genblk1.dff_I_Q_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 6810 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[7].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ "0", 6813, "1", 6810 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[7].genblk1.dff_I_Q_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 6814 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[8].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ "0", 6817, "1", 6814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q": {
          "hide_name": 0,
          "bits": [ 6650, 6651, 6654, 6823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 6822 ],
          "attributes": {
          }
        },
        "vid_I.tgen_I.v_cnt_I.bit[9].genblk1.dff_I_Q_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 6821 ],
          "attributes": {
          }
        },
        "vid_I.tgen_I.v_cnt_I.ce": {
          "hide_name": 0,
          "bits": [ 6655 ],
          "attributes": {
            "hdlname": "vid_I tgen_I v_cnt_I ce",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:178.14-178.16"
          }
        },
        "vid_I.tgen_I.v_cnt_I.clk": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "vid_I tgen_I v_cnt_I clk",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:179.14-179.17"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d": {
          "hide_name": 0,
          "bits": [ 6788, 6790, 6793, 6797, 6801, 6805, 6808, 6812, 6816, 6820 ],
          "attributes": {
            "hdlname": "vid_I tgen_I v_cnt_I d",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:176.26-176.27"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6803 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6650, 6651, 6654, 6796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6650, 6651, 6654, 6804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6650, 6651, 6654, 6811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6650, 6651, 6654, 6815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 6650, 6651, 6654, 6819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", 7292, "0", "0", 7293, 7293, 7293, 6526, 6526, 6526, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:0.0-0.0|/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:152.4-157.11|/usr/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "2 5 6 7"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 6650, 6651, 6654, 6800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.tgen_I.v_cnt_I.d_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6818 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:128.18-128.27|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.tgen_I.v_cnt_I.rst": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "vid_I tgen_I v_cnt_I rst",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/no2misc//rtl/prims.v:180.14-180.17"
          }
        },
        "vid_I.tgen_I.v_mux": {
          "hide_name": 0,
          "bits": [ 6788, 6790, 6793, 6797, 6801, 6805, 6808, 6812, 6816, 6820 ],
          "attributes": {
            "hdlname": "vid_I tgen_I v_mux",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:81.19-81.24"
          }
        },
        "vid_I.tgen_I.vid_active": {
          "hide_name": 0,
          "bits": [ 6609 ],
          "attributes": {
            "hdlname": "vid_I tgen_I vid_active",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:56.14-56.24"
          }
        },
        "vid_I.tgen_I.vid_active_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 6824 ],
          "attributes": {
          }
        },
        "vid_I.tgen_I.vid_h_first": {
          "hide_name": 0,
          "bits": [ 6611 ],
          "attributes": {
            "hdlname": "vid_I tgen_I vid_h_first",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/cores/video//rtl/vid_tgen.v:57.14-57.25"
          }
        },
        "vid_I.tgen_I.vid_h_first_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 6825 ],
          "attributes": {
          }
        },
        "vid_I.tgen_I.vid_h_first_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 6826, 6518, 6519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.vs_frame_cnt": {
          "hide_name": 0,
          "bits": [ 6842, 6840, 6838, 6836, 6834, 6832, 6858, 6856, 6854, 6852, 6850, 6848, 6846, 6844, 6830, 6828 ],
          "attributes": {
            "hdlname": "vid_I vs_frame_cnt",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:77.14-77.26"
          }
        },
        "vid_I.vs_in_vbl": {
          "hide_name": 0,
          "bits": [ 6860 ],
          "attributes": {
            "hdlname": "vid_I vs_in_vbl",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:78.14-78.23"
          }
        },
        "vid_I.vs_in_vbl_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 6859 ],
          "attributes": {
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 6860, 6613, 6861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 6862 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6841, 6839, 6837, 6835, 6833, 6831, 6857, 6855, 6853, 6851, 6849, 6847, 6845, 6843, 6829, 6827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 6866 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 6868 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 6869 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 6870 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 6871 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6865 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6872 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 6873 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 6874 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 6875 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 6876 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 6863 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 6867 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 6864 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:182.20-182.62|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 6877, 6878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 6879 ],
          "attributes": {
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6567, 6479, 6880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 6546, 6479, 6881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 867, 866, 865, 864, 863, 862, 861, 860, 859, 858, 887, 886, 885, 884, 883, 882 ],
          "attributes": {
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 6545, 6479, 6883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 6547, 6479, 6882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.vs_in_vbl_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 6548, 6479, 6884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 5980 ],
          "attributes": {
            "hdlname": "vid_I wb_ack",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:38.21-38.27"
          }
        },
        "vid_I.wb_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 6885 ],
          "attributes": {
          }
        },
        "vid_I.wb_ack_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 6469, 6489, 6479, 6490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_10_O": {
          "hide_name": 0,
          "bits": [ 6468, 6478, 6479, 6480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 6472, 6505, 6479, 6506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_2_O": {
          "hide_name": 0,
          "bits": [ 6473, 6503, 6479, 6504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_3_O": {
          "hide_name": 0,
          "bits": [ 6474, 6501, 6479, 6502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_4_O": {
          "hide_name": 0,
          "bits": [ 6476, 6499, 6479, 6500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_5_O": {
          "hide_name": 0,
          "bits": [ 6477, 6497, 6479, 6498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_6_O": {
          "hide_name": 0,
          "bits": [ 6463, 6495, 6479, 6496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_7_O": {
          "hide_name": 0,
          "bits": [ 6465, 6493, 6479, 6494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_8_O": {
          "hide_name": 0,
          "bits": [ 6466, 6491, 6479, 6492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_9_O": {
          "hide_name": 0,
          "bits": [ 6467, 6481, 6479, 6482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_ack_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 6471, 6483, 6479, 6484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718 ],
          "attributes": {
            "hdlname": "vid_I wb_addr",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:32.21-32.28"
          }
        },
        "vid_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 6887 ],
          "attributes": {
            "hdlname": "vid_I wb_cyc",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:37.21-37.27"
          }
        },
        "vid_I.wb_cyc_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 6886 ],
          "attributes": {
          }
        },
        "vid_I.wb_cyc_SB_LUT4_I1_2_O": {
          "hide_name": 0,
          "bits": [ 718, 708, 6566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_cyc_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 6887, 5980, 6888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vid_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ 6935, 6936, 6937, 6938, 6939, 6940, 6941, 6942, 6943, 6944, 6945, 6946, 6947, 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955, 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963, 6964, 6965, 6966 ],
          "attributes": {
            "hdlname": "vid_I wb_rdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:33.21-33.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "vid_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "hdlname": "vid_I wb_wdata",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:34.21-34.29"
          }
        },
        "vid_I.wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "vid_I wb_we",
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/vid_top.v:36.21-36.26"
          }
        },
        "wb_ack": {
          "hide_name": 0,
          "bits": [ 5415, 5980, 5979, 5966 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:136.19-136.25"
          }
        },
        "wb_addr": {
          "hide_name": 0,
          "bits": [ 706, 704, 701, 699, 697, 695, 693, 691, 716, 714, 712, 710, 682, 685, 708, 718, 720, 722, 724, 726, 728, 730 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:129.19-129.26"
          }
        },
        "wb_cyc": {
          "hide_name": 0,
          "bits": [ 5631, 6887, 6450, 5966 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:135.19-135.25"
          }
        },
        "wb_rdata[0]": {
          "hide_name": 0,
          "bits": [ 5659, 5658, 5656, 5648, 5655, 5654, 5647, 5645, 5644, 5643, 5653, 5652, 5642, 5651, 5650, 5649, 5641, 5640, 5639, 5638, 5637, 5636, 5665, 5664, 5663, 5662, 5661, 5660, 5657, 5646, 5635, 5634 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:130.19-130.27"
          }
        },
        "wb_rdata[1]": {
          "hide_name": 0,
          "bits": [ 6935, 6936, 6937, 6938, 6939, 6940, 6941, 6942, 6943, 6944 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9"
          }
        },
        "wb_rdata[2]": {
          "hide_name": 0,
          "bits": [ 6469, 6468, 6467, 6466, 6465, 6463, 6477, 6476, 6474, 6473, 6472, 6471, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 6470, 6462, 6454, 6254 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:130.19-130.27"
          }
        },
        "wb_rdata[3]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:130.19-130.27"
          }
        },
        "wb_rdata_flat": {
          "hide_name": 0,
          "bits": [ 5659, 5658, 5656, 5648, 5655, 5654, 5647, 5645, 5644, 5643, 5653, 5652, 5642, 5651, 5650, 5649, 5641, 5640, 5639, 5638, 5637, 5636, 5665, 5664, 5663, 5662, 5661, 5660, 5657, 5646, 5635, 5634, 6935, 6936, 6937, 6938, 6939, 6940, 6941, 6942, 6943, 6944, 6945, 6946, 6947, 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955, 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963, 6964, 6965, 6966, 6469, 6468, 6467, 6466, 6465, 6463, 6477, 6476, 6474, 6473, 6472, 6471, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 6470, 6462, 6454, 6254 ],
          "attributes": {
            "unused_bits": "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
          }
        },
        "wb_wdata": {
          "hide_name": 0,
          "bits": [ 60, 68, 64, 72, 62, 70, 66, 74, 61, 69, 65, 73, 63, 71, 67, 75, 95, 103, 99, 107, 97, 105, 101, 109, 96, 104, 100, 108, 98, 106, 102, 110 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:132.19-132.27"
          }
        },
        "wb_we": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "src": "/home/jduchniewicz/Projects/SideHustle/FPGASignalsKS/ice40-playground/projects/riscv_doom/rtl/top.v:134.19-134.24"
          }
        }
      }
    }
  }
}