.. |
delay.v
|
68ac87f6c4
Update the vim modeline to be closer to top of file
|
6 years ago |
fifo_sync_ram.v
|
ffcdd3ac1e
cores/misc: Import a couple of Synchronous FIFO options
|
6 years ago |
fifo_sync_shift.v
|
ffcdd3ac1e
cores/misc: Import a couple of Synchronous FIFO options
|
6 years ago |
glitch_filter.v
|
68ac87f6c4
Update the vim modeline to be closer to top of file
|
6 years ago |
pdm.v
|
57373928b0
cores/misc: Import simple PDM core (pulse density modulation)
|
5 years ago |
prims.v
|
68ac87f6c4
Update the vim modeline to be closer to top of file
|
6 years ago |
pwm.v
|
68ac87f6c4
Update the vim modeline to be closer to top of file
|
6 years ago |
ram_sdp.v
|
68ac87f6c4
Update the vim modeline to be closer to top of file
|
6 years ago |
uart_rx.v
|
1f58e62045
cores/misc: Comment cleanup in uart_rx
|
5 years ago |
uart_tx.v
|
2ed6b32cf4
cores/misc: Add simple UART TX/RX cores
|
6 years ago |
uart_wb.v
|
0eee3517ac
cores/misc/uart_wb: Add support for overflow and improve read path
|
5 years ago |
xclk_strobe.v
|
6067f61535
cores/misc: Add cross-clock strobe
|
6 years ago |
xclk_wb.v
|
2e0e25b76f
cores/misc: Add cross-clock wishbone interface
|
6 years ago |