Página inicial Explorar Ajuda
Registrar Entrar
jduchniewicz
/
doom_riscv
Observar 1
Favorito 0
Fork 0
Arquivos Issues 0 Pull Requests 0 Wiki
Tree: 1f58e62045
Branches Tags
doom_riscv
/
build
Sylvain Munaut f33e481214 build: When creating verilog define for board name, replace - with _ 5 anos atrás
..
core-magic.mk b90e522d72 build: Allow 'simulation sources' in cores and projects 6 anos atrás
core-rules.mk 4812ab7b22 build: Add explicit include directory for the rtl/ & sim/ dir of each core 6 anos atrás
project-rules.mk f33e481214 build: When creating verilog define for board name, replace - with _ 5 anos atrás