Inicio Explorar Ayuda
Registro Iniciar sesión
jduchniewicz
/
doom_riscv
Seguir 1
Destacar 0
Fork 0
Archivos Incidencias 0 Pull Requests 0 Wiki

Sin descripción

Árbol: 1f58e62045
Ramas Etiquetas
doom_riscv
ZIP TAR.GZ
Sylvain Munaut 1f58e62045 cores/misc: Comment cleanup in uart_rx hace 5 años
build f33e481214 build: When creating verilog define for board name, replace - with _ hace 5 años
cores 1f58e62045 cores/misc: Comment cleanup in uart_rx hace 5 años
projects 7b3851315a project/rgb_panel: Add support for two single-led PMODs on 1A & 1B hace 5 años
.gitignore 6f6e75a6e8 Import gitignore hace 6 años
LICENSE e2c6a58101 Initial import of the structure and build system hace 6 años
LICENSE.bsd e2c6a58101 Initial import of the structure and build system hace 6 años
LICENSE.lgpl3 e2c6a58101 Initial import of the structure and build system hace 6 años
README.md 5bec2396e5 Fix README formatting hace 6 años

README.md

iCE40 Playground

Collection of ip cores / modules and example projects for the Lattice iCE40 FPGA family.

Examples are often targeted for the ICEBreaker FPGA board ( https://github.com/icebreaker-fpga/icebreaker ) but some might have other / multiple targets, check their respective README / build files

Applicable license is individual to each IP core / project and is mentionnned in the IP core / example directory itself and in each file.