Jakub Duchniewicz bc60e00b90 Port 3signal code and integrate to the top module. пре 3 недеља
..
clocks.py 903ae87b18 projects/riscv_usb: Set clock to their real frequency пре 4 година
top-bitsy-v0.pcf 7c7e120a84 projects: Update constraints for bitsy v0 and v1 пре 4 година
top-bitsy-v1.pcf 7c7e120a84 projects: Update constraints for bitsy v0 and v1 пре 4 година
top-icebreaker.pcf bc60e00b90 Port 3signal code and integrate to the top module. пре 3 недеља