| 12345678910111213141516171819202122232425262728293031323334353637383940414243444546 |
- # Project config
- PROJ = riscv_usb
- PROJ_DEPS := no2misc no2ice40
- PROJ_RTL_SRCS := $(addprefix rtl/, \
- dfu_helper.v \
- picorv32.v \
- picorv32_ice40_regs.v \
- soc_bram.v \
- soc_picorv32_base.v \
- soc_picorv32_bridge.v \
- soc_spram.v \
- sysmgr.v \
- 3signal.v \
- button.v \
- mailbox_wb_sw2rtl.v \
- mailbox_wb_rtl2sw.v \
- )
- PROJ_SIM_SRCS := $(addprefix sim/, \
- spiflash.v \
- )
- PROJ_SIM_SRCS += rtl/top.v
- PROJ_TESTBENCHES := \
- dfu_helper_tb \
- top_tb
- PROJ_PREREQ = \
- $(BUILD_TMP)/boot.hex
- PROJ_TOP_SRC := rtl/top.v
- PROJ_TOP_MOD := top
- # Target config
- BOARD ?= icebreaker
- DEVICE = up5k
- PACKAGE = sg48
- NEXTPNR_ARGS = --pre-pack data/clocks.py --seed 2
- # Include default rules
- include ../../build/project-rules.mk
- # Custom rules
- fw/boot.hex:
- make -C fw boot.hex
- $(BUILD_TMP)/boot.hex: fw/boot.hex
- cp $< $@
|
