| .. |
|
3signal.v
|
dc69ed9423
replace 3 signal with temporary and incomplete (but fast) version
|
пре 2 недеља |
|
boards.vh
|
67143eeaae
projects/riscv_usb: Relicense RTL under CERN-OHL-P-2.0
|
пре 4 година |
|
button.v
|
a310b26df0
add initial version of button logic + dummy usage
|
пре 1 недеља |
|
dfu_helper.v
|
b5c7b7ef93
projects/riscv_usb: Update to latest dfu_helper
|
пре 4 година |
|
mailbox_wb.v
|
03fbd5a395
Approach fixing the overlapped mailbox registers with code and bootloader.
|
пре 3 недеља |
|
picorv32.v
|
345435957f
projects/riscv_usb: Add iCE40 specific implementation of register file
|
пре 4 година |
|
picorv32_ice40_regs.v
|
345435957f
projects/riscv_usb: Add iCE40 specific implementation of register file
|
пре 4 година |
|
soc_bram.v
|
637d035474
projects: Add no_rw_checks on the soc_bram instances
|
пре 1 година |
|
soc_picorv32_base.v
|
30e995fcc2
Add timer expiring in SW.
|
пре 1 недеља |
|
soc_picorv32_bridge.v
|
b7d87eaa5a
Fix bridging logic. Hangups are gone. Wrong offset in register map still persits.
|
пре 3 недеља |
|
soc_spram.v
|
14597759d5
projects/riscv_usb: Whitespace fixes for soc_{bram,spram}
|
пре 4 година |
|
soc_usb.v
|
fc12f0de48
projects/riscv_usb: Move the USB stuff to a separate module
|
пре 4 година |
|
sysmgr.v
|
67143eeaae
projects/riscv_usb: Relicense RTL under CERN-OHL-P-2.0
|
пре 4 година |
|
top.v
|
a09fa0b998
Add Button mailbox. Start implementing SW btn handling logic.
|
пре 1 недеља |
Jakub Duchniewicz
30e995fcc2
Add timer expiring in SW.