sysmgr.v 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. /*
  2. * sysmgr.v
  3. *
  4. * vim: ts=4 sw=4
  5. *
  6. * Copyright (C) 2020-2021 Sylvain Munaut <tnt@246tNt.com>
  7. * SPDX-License-Identifier: CERN-OHL-P-2.0
  8. */
  9. `default_nettype none
  10. module sysmgr (
  11. input wire [3:0] delay,
  12. input wire clk_in,
  13. output wire clk_1x,
  14. output wire clk_2x,
  15. output wire clk_4x,
  16. output wire clk_rd,
  17. output wire sync_4x,
  18. output wire sync_rd,
  19. output wire rst
  20. );
  21. wire pll_lock;
  22. SB_PLL40_2F_PAD #(
  23. .FEEDBACK_PATH("SIMPLE"),
  24. .DIVR(4'b0000),
  25. // 48
  26. // .DIVF(7'b0111111),
  27. // .DIVQ(3'b100),
  28. // 96
  29. // .DIVF(7'b0111111),
  30. // .DIVQ(3'b011),
  31. // 144
  32. // .DIVF(7'b0101111),
  33. // .DIVQ(3'b010),
  34. // 147
  35. .DIVF(7'b0110000),
  36. .DIVQ(3'b010),
  37. // 200
  38. // .DIVF(7'b1000010),
  39. // .DIVQ(3'b010),
  40. .FILTER_RANGE(3'b001),
  41. .DELAY_ADJUSTMENT_MODE_RELATIVE("DYNAMIC"),
  42. .FDA_RELATIVE(15),
  43. .SHIFTREG_DIV_MODE(0),
  44. .PLLOUT_SELECT_PORTA("GENCLK"),
  45. .PLLOUT_SELECT_PORTB("GENCLK")
  46. ) pll_I (
  47. .PACKAGEPIN(clk_in),
  48. .DYNAMICDELAY({delay, 4'h0}),
  49. .PLLOUTGLOBALA(clk_rd),
  50. .PLLOUTGLOBALB(clk_4x),
  51. .RESETB(1'b1),
  52. .LOCK(pll_lock)
  53. );
  54. ice40_serdes_crg #(
  55. .NO_CLOCK_2X(0)
  56. ) crg_I (
  57. .clk_4x(clk_4x),
  58. .pll_lock(pll_lock),
  59. .clk_1x(clk_1x),
  60. .clk_2x(clk_2x),
  61. .rst(rst)
  62. );
  63. `ifdef MEM_spi
  64. ice40_serdes_sync #(
  65. .PHASE(2),
  66. .NEG_EDGE(0),
  67. `ifdef VIDEO_none
  68. .GLOBAL_BUF(0),
  69. .LOCAL_BUF(0),
  70. .BEL_COL("X22"),
  71. .BEL_ROW("Y4"),
  72. `else
  73. .GLOBAL_BUF(0),
  74. .LOCAL_BUF(1),
  75. .BEL_COL("X15")
  76. `endif
  77. ) sync_4x_I (
  78. .clk_slow(clk_1x),
  79. .clk_fast(clk_4x),
  80. .rst(rst),
  81. .sync(sync_4x)
  82. );
  83. assign sync_rd = 1'b0;
  84. `endif
  85. `ifdef MEM_hyperram
  86. ice40_serdes_sync #(
  87. .PHASE(2),
  88. .NEG_EDGE(0),
  89. .GLOBAL_BUF(0),
  90. .LOCAL_BUF(1),
  91. .BEL_COL("X12"),
  92. .BEL_ROW("Y15")
  93. ) sync_4x_I (
  94. .clk_slow(clk_1x),
  95. .clk_fast(clk_4x),
  96. .rst(rst),
  97. .sync(sync_4x)
  98. );
  99. ice40_serdes_sync #(
  100. .PHASE(2),
  101. .NEG_EDGE(0),
  102. .GLOBAL_BUF(0),
  103. .LOCAL_BUF(1),
  104. .BEL_COL("X13"),
  105. .BEL_ROW("Y15")
  106. ) sync_rd_I (
  107. .clk_slow(clk_1x),
  108. .clk_fast(clk_rd),
  109. .rst(rst),
  110. .sync(sync_rd)
  111. );
  112. `endif
  113. endmodule // sysmgr