hub75_scan.v 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. /*
  2. * hub75_scan.v
  3. *
  4. * vim: ts=4 sw=4
  5. *
  6. * Copyright (C) 2019 Sylvain Munaut <tnt@246tNt.com>
  7. * All rights reserved.
  8. *
  9. * LGPL v3+, see LICENSE.lgpl3
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU Lesser General Public
  13. * License as published by the Free Software Foundation; either
  14. * version 3 of the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  19. * Lesser General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU Lesser General Public License
  22. * along with this program; if not, write to the Free Software Foundation,
  23. * Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
  24. */
  25. `default_nettype none
  26. module hub75_scan #(
  27. parameter integer N_ROWS = 32,
  28. parameter SCAN_MODE = "ZIGZAG", // 'LINEAR' or 'ZIGZAG'
  29. // Auto-set
  30. parameter integer LOG_N_ROWS = $clog2(N_ROWS)
  31. )(
  32. // BCM interface
  33. output wire [LOG_N_ROWS-1:0] bcm_row,
  34. output wire bcm_go,
  35. input wire bcm_rdy,
  36. // Frame buffer read interface
  37. output wire [LOG_N_ROWS-1:0] fb_row_addr,
  38. output wire fb_row_load, // Back-buffer load request
  39. input wire fb_row_rdy, // Back-buffer loaded
  40. output wire fb_row_swap, // Buffer swap
  41. // Control
  42. input wire ctrl_go,
  43. output wire ctrl_rdy,
  44. // Clock / Reset
  45. input wire clk,
  46. input wire rst
  47. );
  48. // Signals
  49. // -------
  50. // FSM
  51. localparam
  52. ST_IDLE = 0, // Idle
  53. ST_LOAD = 1, // Load back-buffer with next-row
  54. ST_WAIT = 2, // Wait for back-buffer & BCM to be ready
  55. ST_PAINT = 3; // Swap buffer, issue BCM paint, go to next row
  56. reg [1:0] fsm_state;
  57. reg [1:0] fsm_state_next;
  58. // Row counter
  59. reg [LOG_N_ROWS-1:0] row;
  60. reg row_last;
  61. // FSM
  62. // ---
  63. // State register
  64. always @(posedge clk or posedge rst)
  65. if (rst)
  66. fsm_state <= ST_IDLE;
  67. else
  68. fsm_state <= fsm_state_next;
  69. // Next-State logic
  70. always @(*)
  71. begin
  72. // Default is to not move
  73. fsm_state_next = fsm_state;
  74. // Transitions ?
  75. case (fsm_state)
  76. ST_IDLE:
  77. if (ctrl_go)
  78. fsm_state_next = ST_LOAD;
  79. ST_LOAD:
  80. fsm_state_next = ST_WAIT;
  81. ST_WAIT:
  82. if (bcm_rdy & fb_row_rdy)
  83. fsm_state_next = ST_PAINT;
  84. ST_PAINT:
  85. fsm_state_next = row_last ? ST_IDLE : ST_LOAD;
  86. endcase
  87. end
  88. // Row counter
  89. // -----------
  90. always @(posedge clk)
  91. if (fsm_state == ST_IDLE) begin
  92. row <= 0;
  93. row_last <= 1'b0;
  94. end else if (fsm_state == ST_PAINT) begin
  95. if (SCAN_MODE == "ZIGZAG") begin
  96. row <= ~(row + {LOG_N_ROWS{row[LOG_N_ROWS-1]}});
  97. row_last <= (row == {1'b0, {(LOG_N_ROWS-1){1'b1}}});
  98. end else begin
  99. row <= row + 1;
  100. row_last <= (row == {{(LOG_N_ROWS-1){1'b1}}, 1'b0});
  101. end
  102. end
  103. // External interfaces
  104. // -------------------
  105. // BCM
  106. assign bcm_row = row;
  107. assign bcm_go = (fsm_state == ST_PAINT);
  108. // Frame Buffer pre loader
  109. assign fb_row_addr = row;
  110. assign fb_row_load = (fsm_state == ST_LOAD);
  111. assign fb_row_swap = (fsm_state == ST_PAINT);
  112. // Ready signal
  113. assign ctrl_rdy = (fsm_state == ST_IDLE);
  114. endmodule // hub75_scan