.. |
clocks.py
|
773483ddac
faster clocks for synthesis (not changing actual freq)
|
hai 2 semanas |
top-bitsy-v0.pcf
|
7c7e120a84
projects: Update constraints for bitsy v0 and v1
|
%!s(int64=4) %!d(string=hai) anos |
top-bitsy-v1.pcf
|
7c7e120a84
projects: Update constraints for bitsy v0 and v1
|
%!s(int64=4) %!d(string=hai) anos |
top-icebreaker.pcf
|
bc60e00b90
Port 3signal code and integrate to the top module.
|
hai 1 mes |