Home Explore Help
Register Sign In
jduchniewicz
/
doom_riscv
Watch 1
Star 0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 9d5c85cf64
Branches Tags
doom_riscv
/
projects
/
riscv_doom
Jakub Duchniewicz 9d5c85cf64 My changes for debug UART and removing specs=nano. 1 month ago
..
data 452cddf2a2 projects/riscv_doom: Initial project import 4 years ago
fw_boot 9d5c85cf64 My changes for debug UART and removing specs=nano. 1 month ago
rtl 637d035474 projects: Add no_rw_checks on the soc_bram instances 1 year ago
sim 452cddf2a2 projects/riscv_doom: Initial project import 4 years ago
sw 9d5c85cf64 My changes for debug UART and removing specs=nano. 1 month ago
Makefile aa7e48dd21 cores: Replace local 'mem_cache' with 'no2memcache' submodule 3 years ago
README.md 452cddf2a2 projects/riscv_doom: Initial project import 4 years ago

README.md

RISC-V Doom for iCE40UP5k