| .. |
|
bridge.v
|
b9622164c0
projects/riscv_usb: Add optional register stages in PicoRV -> WB bridge
|
il y a 5 ans |
|
picorv32.v
|
9cf400b9ad
projects/riscv_usb: Import RISCV + USB prototype
|
il y a 6 ans |
|
soc_bram.v
|
9cf400b9ad
projects/riscv_usb: Import RISCV + USB prototype
|
il y a 6 ans |
|
soc_spram.v
|
9cf400b9ad
projects/riscv_usb: Import RISCV + USB prototype
|
il y a 6 ans |
|
sysmgr.v
|
9cf400b9ad
projects/riscv_usb: Import RISCV + USB prototype
|
il y a 6 ans |
|
top.v
|
a63af0df5f
projects/riscv_usb: Fix bus access to WARMBOOT
|
il y a 5 ans |
Sylvain Munaut
a63af0df5f
projects/riscv_usb: Fix bus access to WARMBOOT