Inicio Explorar Axuda
Rexistro Iniciar sesión
jduchniewicz
/
doom_riscv
Seguir 1
Destacar 0
Fork 0
Ficheiros Incidencias 0 Pull Requests 0 Wiki

Sen descrición

Árbore: c1483f3018
Ramas Etiquetas
doom_riscv
ZIP TAR.GZ
Sylvain Munaut c1483f3018 projects/riscv_usb: Update BOARD define for C source to match verilog one %!s(int64=4) %!d(string=hai) anos
build 786919b165 build: Remove the -relut yosys option %!s(int64=4) %!d(string=hai) anos
cores c138c61984 cores/e1: Add option to use an external LIU instead of the iCE40 as PHY %!s(int64=4) %!d(string=hai) anos
projects c1483f3018 projects/riscv_usb: Update BOARD define for C source to match verilog one %!s(int64=4) %!d(string=hai) anos
.gitignore 6f6e75a6e8 Import gitignore %!s(int64=6) %!d(string=hai) anos
LICENSE e2c6a58101 Initial import of the structure and build system %!s(int64=6) %!d(string=hai) anos
LICENSE.bsd e2c6a58101 Initial import of the structure and build system %!s(int64=6) %!d(string=hai) anos
LICENSE.lgpl3 e2c6a58101 Initial import of the structure and build system %!s(int64=6) %!d(string=hai) anos
README.md 5bec2396e5 Fix README formatting %!s(int64=6) %!d(string=hai) anos

README.md

iCE40 Playground

Collection of ip cores / modules and example projects for the Lattice iCE40 FPGA family.

Examples are often targeted for the ICEBreaker FPGA board ( https://github.com/icebreaker-fpga/icebreaker ) but some might have other / multiple targets, check their respective README / build files

Applicable license is individual to each IP core / project and is mentionnned in the IP core / example directory itself and in each file.