Inicio Explorar Axuda
Rexistro Iniciar sesión
jduchniewicz
/
doom_riscv
Seguir 1
Destacar 0
Fork 0
Ficheiros Incidencias 0 Pull Requests 0 Wiki
Rama: doom_signal_changes
Ramas Etiquetas
doom_riscv
/
projects
/
riscv_usb
/
data
Krzysztof Skrzynecki 773483ddac faster clocks for synthesis (not changing actual freq) hai 1 semana
..
clocks.py 773483ddac faster clocks for synthesis (not changing actual freq) hai 1 semana
top-bitsy-v0.pcf 7c7e120a84 projects: Update constraints for bitsy v0 and v1 %!s(int64=4) %!d(string=hai) anos
top-bitsy-v1.pcf 7c7e120a84 projects: Update constraints for bitsy v0 and v1 %!s(int64=4) %!d(string=hai) anos
top-icebreaker.pcf bc60e00b90 Port 3signal code and integrate to the top module. hai 3 semanas