Jakub Duchniewicz 506cdd9e8d Fix mailboxes to support overwrites and precedence over SW to RTL writes. Add more control code to SW. 10 tuntia sitten
..
3signal.v 2ba5998af1 freq increase voodoo 13 tuntia sitten
boards.vh 67143eeaae projects/riscv_usb: Relicense RTL under CERN-OHL-P-2.0 4 vuotta sitten
button.v a310b26df0 add initial version of button logic + dummy usage 5 päivää sitten
dfu_helper.v b5c7b7ef93 projects/riscv_usb: Update to latest dfu_helper 4 vuotta sitten
mailbox_wb_rtl2sw.v 506cdd9e8d Fix mailboxes to support overwrites and precedence over SW to RTL writes. Add more control code to SW. 10 tuntia sitten
mailbox_wb_sw2rtl.v 506cdd9e8d Fix mailboxes to support overwrites and precedence over SW to RTL writes. Add more control code to SW. 10 tuntia sitten
picorv32.v 345435957f projects/riscv_usb: Add iCE40 specific implementation of register file 4 vuotta sitten
picorv32_ice40_regs.v 345435957f projects/riscv_usb: Add iCE40 specific implementation of register file 4 vuotta sitten
soc_bram.v 637d035474 projects: Add no_rw_checks on the soc_bram instances 1 vuosi sitten
soc_picorv32_base.v 30e995fcc2 Add timer expiring in SW. 4 päivää sitten
soc_picorv32_bridge.v b7d87eaa5a Fix bridging logic. Hangups are gone. Wrong offset in register map still persits. 2 viikkoa sitten
soc_spram.v 14597759d5 projects/riscv_usb: Whitespace fixes for soc_{bram,spram} 4 vuotta sitten
soc_usb.v fc12f0de48 projects/riscv_usb: Move the USB stuff to a separate module 4 vuotta sitten
sysmgr.v 67143eeaae projects/riscv_usb: Relicense RTL under CERN-OHL-P-2.0 4 vuotta sitten
top.v 506cdd9e8d Fix mailboxes to support overwrites and precedence over SW to RTL writes. Add more control code to SW. 10 tuntia sitten