hub75_scan.v 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /*
  2. * hub75_scan.v
  3. *
  4. * vim: ts=4 sw=4
  5. *
  6. * Copyright (C) 2019 Sylvain Munaut <tnt@246tNt.com>
  7. * All rights reserved.
  8. *
  9. * LGPL v3+, see LICENSE.lgpl3
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU Lesser General Public
  13. * License as published by the Free Software Foundation; either
  14. * version 3 of the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  19. * Lesser General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU Lesser General Public License
  22. * along with this program; if not, write to the Free Software Foundation,
  23. * Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
  24. */
  25. `default_nettype none
  26. module hub75_scan #(
  27. parameter integer N_ROWS = 32,
  28. // Auto-set
  29. parameter integer LOG_N_ROWS = $clog2(N_ROWS)
  30. )(
  31. // BCM interface
  32. output wire [LOG_N_ROWS-1:0] bcm_row,
  33. output wire bcm_go,
  34. input wire bcm_rdy,
  35. // Frame buffer read interface
  36. output wire [LOG_N_ROWS-1:0] fb_row_addr,
  37. output wire fb_row_load, // Back-buffer load request
  38. input wire fb_row_rdy, // Back-buffer loaded
  39. output wire fb_row_swap, // Buffer swap
  40. // Control
  41. input wire ctrl_go,
  42. output wire ctrl_rdy,
  43. // Clock / Reset
  44. input wire clk,
  45. input wire rst
  46. );
  47. // Signals
  48. // -------
  49. // FSM
  50. localparam
  51. ST_IDLE = 0, // Idle
  52. ST_LOAD = 1, // Load back-buffer with next-row
  53. ST_WAIT = 2, // Wait for back-buffer & BCM to be ready
  54. ST_PAINT = 3; // Swap buffer, issue BCM paint, go to next row
  55. reg [1:0] fsm_state;
  56. reg [1:0] fsm_state_next;
  57. // Row counter
  58. reg [LOG_N_ROWS-1:0] row;
  59. reg row_last;
  60. // FSM
  61. // ---
  62. // State register
  63. always @(posedge clk or posedge rst)
  64. if (rst)
  65. fsm_state <= ST_IDLE;
  66. else
  67. fsm_state <= fsm_state_next;
  68. // Next-State logic
  69. always @(*)
  70. begin
  71. // Default is to not move
  72. fsm_state_next = fsm_state;
  73. // Transitions ?
  74. case (fsm_state)
  75. ST_IDLE:
  76. if (ctrl_go)
  77. fsm_state_next = ST_LOAD;
  78. ST_LOAD:
  79. fsm_state_next = ST_WAIT;
  80. ST_WAIT:
  81. if (bcm_rdy & fb_row_rdy)
  82. fsm_state_next = ST_PAINT;
  83. ST_PAINT:
  84. fsm_state_next = row_last ? ST_IDLE : ST_LOAD;
  85. endcase
  86. end
  87. // Row counter
  88. // -----------
  89. always @(posedge clk)
  90. if (fsm_state == ST_IDLE) begin
  91. row <= 0;
  92. row_last <= 1'b0;
  93. end else if (fsm_state == ST_PAINT) begin
  94. row <= row + 1;
  95. row_last <= (row == {{(LOG_N_ROWS-1){1'b1}}, 1'b0});
  96. end
  97. // External interfaces
  98. // -------------------
  99. // BCM
  100. assign bcm_row = row;
  101. assign bcm_go = (fsm_state == ST_PAINT);
  102. // Frame Buffer pre loader
  103. assign fb_row_addr = row;
  104. assign fb_row_load = (fsm_state == ST_LOAD);
  105. assign fb_row_swap = (fsm_state == ST_PAINT);
  106. // Ready signal
  107. assign ctrl_rdy = (fsm_state == ST_IDLE);
  108. endmodule // hub75_scan