Bez popisu

Sylvain Munaut fc989e8582 cores/usb: Capture CEL state at transaction start před 5 roky
build f33e481214 build: When creating verilog define for board name, replace - with _ před 5 roky
cores fc989e8582 cores/usb: Capture CEL state at transaction start před 5 roky
projects 14dfdcad90 projects/hdmi_test: Update the PCFs with other options před 5 roky
.gitignore 6f6e75a6e8 Import gitignore před 6 roky
LICENSE e2c6a58101 Initial import of the structure and build system před 6 roky
LICENSE.bsd e2c6a58101 Initial import of the structure and build system před 6 roky
LICENSE.lgpl3 e2c6a58101 Initial import of the structure and build system před 6 roky
README.md 5bec2396e5 Fix README formatting před 6 roky

README.md

iCE40 Playground

Collection of ip cores / modules and example projects for the Lattice iCE40 FPGA family.

Examples are often targeted for the ICEBreaker FPGA board ( https://github.com/icebreaker-fpga/icebreaker ) but some might have other / multiple targets, check their respective README / build files

Applicable license is individual to each IP core / project and is mentionnned in the IP core / example directory itself and in each file.