Inicio Explorar Ayuda
Registro Iniciar sesión
jduchniewicz
/
doom_riscv
Seguir 1
Destacar 0
Fork 0
Archivos Incidencias 0 Pull Requests 0 Wiki

Sin descripción

Rama: doom_signal_changes
Ramas Etiquetas
doom_riscv
ZIP TAR.GZ
Jakub Duchniewicz 506cdd9e8d Fix mailboxes to support overwrites and precedence over SW to RTL writes. Add more control code to SW. hace 1 hora
build @ a0e44029da c44a5464d7 Add mailbox for RTL/SW communication. hace 3 semanas
cores c44a5464d7 Add mailbox for RTL/SW communication. hace 3 semanas
doc 04e7d9bc1b doc: Update license text / notes hace 4 años
patches bab520e2fd Add patches to submodules. hace 3 semanas
projects 506cdd9e8d Fix mailboxes to support overwrites and precedence over SW to RTL writes. Add more control code to SW. hace 1 hora
.gitignore c49d0b4303 Add VCD files to .gitignore hace 1 año
.gitmodules a118e0cdee cores: Add a no2muacm submodule but using binary distribution hace 3 años
LICENSE 04e7d9bc1b doc: Update license text / notes hace 4 años
README.md 5f6b06b5db Add note about submodule in README hace 4 años

README.md

iCE40 Playground

Collection of ip cores / modules and example projects for the Lattice iCE40 FPGA family.

Examples are often targeted for the ICEBreaker FPGA board ( https://github.com/icebreaker-fpga/icebreaker ) but some might have other / multiple targets, check their respective README / build files

Applicable license is individual to each IP core / project and is mentionnned in the IP core / example directory itself and in each file.

Note about submodules

Make sure to clone this repository with all its submodules by using the -recursive option when cloning or running git submodule init and git submodule update after checkout.

Also make sure to update submodules when pulling from upstream.